

# Fast, Precision Comparator

AD790

#### **FEATURES**

45 ns max Propagation Delay
Single +5 V or Dual ±15 V Supply Operation
CMOS or TTL Compatible Output
250 μV max Input Offset Voltage
500 μV max Input Hysteresis Voltage
15 V max Differential Input Voltage
Onboard Latch
60 mW Power Dissipation
Available in 8-Pin Plastic and Hermetic Cerdip
Packages
MIL-STD-883B Processing Available
Available in Tape and Reel in Accordance with
EIA-481A Standard

#### **APPLICATIONS**

Zero-Crossing Detectors
Overvoltage Detectors
Pulse-Width Modulators
Precision Rectifiers
Discrete A/D Converters
Delta-Sigma Modulator A/Ds

#### PRODUCT DESCRIPTION

The AD790 is a fast (45 ns), precise voltage comparator, with a number of features that make it exceptionally versatile and easy to use. The AD790 may operate from either a single  $+5~\rm V$  supply or a dual  $\pm 15~\rm V$  supply. In the single-supply mode, the AD790's inputs may be referred to ground, a feature not found in other comparators. In the dual-supply mode it has the unique ability of handling a maximum differential voltage of 15 V across its input terminals, easing their interfacing to large amplitude and dynamic signals.


This device is fabricated using Analog Devices' Complementary Bipolar (CB) process—which gives the AD790's combination of fast response time and outstanding input voltage resolution (1 mV max). To preserve its speed and accuracy, the AD790 incorporates a "low glitch" output stage that does not exhibit the large current spikes normally found in TTL or CMOS output stages. Its controlled switching reduces power supply disturbances that can feed back to the input and cause undesired oscillations. The AD790 also has a latching function which makes it suitable for applications requiring synchronous operation.

The AD790 is available in five performance grades. The AD790 I and the AD790 K are rated over the commercial temperature range of  $0^{\circ}$ C to  $+70^{\circ}$ C. The AD790 A and AD790 B are rated over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. The AD790 S is rated over the military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and is available processed to MIL-STD-883 B, Rev. C.


#### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

CONNECTION DIAGRAMS 8-Pin Plastic Mini-DIP (N) and Cerdip (Q) Packages



8-Pin SOIC (R) Package



#### PRODUCT HIGHLIGHTS

- 1. The AD790's combination of speed, precision, versatility and low cost makes it suitable as a general purpose comparator in analog signal processing and data acquisition systems.
- 2. Built-in hysteresis and a low-glitch output stage minimize the chance of unwanted oscillations, making the AD790 easier to use than standard open-loop comparators.
- 3. The hysteresis combined with a wide input voltage range enables the AD790 to respond to both slow, low level (e.g., 10 mV) signals and fast, large amplitude (e.g., 10 V) signals.
- 4. A wide variety of supply voltages are acceptable for operation of the AD790, ranging from single +5 V to dual +5 V/–12 V,  $\pm 5$  V, or +5 V/ $\pm 15$  V supplies.
- 5. The AD790's power dissipation is the lowest of any comparator in its speed range.
- 6. The AD790's output swing is symmetric between  $V_{\rm LOGIC}$  and ground, thus providing a predictable output under a wide range of input and output conditions.

# **AD790-SPECIFICATIONS**

**DUAL SUPPLY** (Operation @  $+25^{\circ}$ C and  $+V_S = +15 \text{ V}$ ,  $-V_S = -15 \text{ V}$ ,  $V_{LOGIC} = +5 \text{ V}$  unless otherwise noted)

|  |  | AD790J/A |                |                               | AD790K/B        |                |                  | AD790S |              |                  |                            |
|--|--|----------|----------------|-------------------------------|-----------------|----------------|------------------|--------|--------------|------------------|----------------------------|
| Parameter  | Conditions   | Min      | Тур            | Max                           | Min             | Тур            | Max              | Min    | Тур          | Max              | Units                      |
| RESPONSE CHARACTERISTIC Propagation Delay, t <sub>PD</sub> | 100 mV Step<br>5 mV Overdrive                        |          | 40             | 45                            |                 | 40             | 45               |        | 40           | 45               | ns                         |
| Tropagation Delay, tpD                                     | $T_{MIN}$ to $T_{MAX}$                               |          | 40             | 45/50                         |                 | 40             | 45/50            |        | 40           | 60               | ns                         |
| OUTPUT CHARACTERISTICS                                     |  |          |                |                               |                 |                |                  |        |              |                  |                            |
| Output HIGH Voltage, V <sub>OH</sub>                       | 1.6 mA Source<br>6.4 mA Source                       | 4.3      | $4.65 \\ 4.45$ |                               | 4.3             | $4.65 \\ 4.45$ |                  | 4.3    | 4.65<br>4.45 |                  | V                          |
|  | $T_{MIN}$ to $T_{MAX}$                               | 4.3/4.   |                |                               | 4.3             | 4.45           |                  | 4.3    | 4.40         |                  | V                          |
| Output LOW Voltage, $V_{OL}$                               | 1.6 mA Sink  |          | 0.35           |                               |                 | 0.35           |                  |        | 0.35         |                  | V                          |
|  | $6.4 \text{ mA Sink}$ $T_{MIN} \text{ to } T_{MAX}$  |          | 0.44           | <b>0.5</b><br>0.5/ <b>0.5</b> |                 | 0.44           | 0.5<br>0.5       |        | 0.44         | 0.5<br>0.5       | V<br>V                     |
|  | 1 MIN to 1 MAX                                       |          |                | 0.5/0.5                       |                 |                | 0.0              |        |              | 0.0              | V                          |
| INPUT CHARACTERISTICS Offset Voltage <sup>1</sup>          |  |          | 0.2            | 1.0                           |                 | 0.05           | 0.25             |        | 0.2          | 1.0              | mV                         |
| Oliset Voltage   | T <sub>MIN</sub> to T <sub>MAX</sub>                 |          | 0.2            | 1.5                           |                 | 0.00           | 0.5              |        | 0.2          | 1.5              | mV                         |
| Hysteresis <sup>2</sup>                                    | T <sub>MIN</sub> to T <sub>MAX</sub>                 | 0.3      | 0.4            | 0.6                           | 0.3             | 0.4            | 0.5              | 0.3    | 0.4          | 0.65             | mV                         |
| Bias Current   | Either Input<br>T <sub>MIN</sub> to T <sub>MAX</sub> |          | 2.5            | 5<br>6.5                      |                 | 1.8            | 3.5<br>4.5       |        | 2.5          | 5<br>7           | μΑ                         |
| Offset Current   | 1 MIN to 1 MAX                                       |          | 0.04           | 0.3<br><b>0.25</b>            |                 | 0.02           | 4.3<br>0.15      |        | 0.04         | 0.25             | μA<br>μA                   |
|  | T <sub>MIN</sub> to T <sub>MAX</sub>                 |          |                | 0.3                           |                 |                | 0.2              |        |              | 0.4              | μA                         |
| Power Supply<br>Rejection Ratio DC                         | V <sub>S</sub> ±20%                                  | 80       | 90             |                               | 88              | 100            |                  | 80     | 90           |                  | dB                         |
| Rejection Ratio DC   | $T_{MIN}$ to $T_{MAX}$                               | 76       | 90<br>88       |                               | 85              | 93             |                  | 76     | 90<br>85     |                  | dВ                         |
| Input Voltage Range  |  |          |                |                               |                 |                |                  |        |              |                  |                            |
| Differential Voltage                                       | V <sub>S</sub> ≤±15 V                                |          |                | $\pm V_S$                     | 1,7             |                | $\pm V_S$        | 17     |              | $\pm V_S$        | V                          |
| Common Mode<br>Common Mode                                 |  | $-V_S$   |                | $+V_S-2V$                     | -V <sub>S</sub> |                | $+V_S-2V$        | $-V_S$ |              | $+V_S-2V$        | V                          |
| Rejection Ratio  | -10 V <v<sub>CM<br/>&lt;+10 V</v<sub>                | 80       | 95             |                               | 88              | 105            |                  | 80     | 95           |                  | dB                         |
|  | $T_{MIN}$ to $T_{MAX}$                               | 76       | 90             |                               | 85              | 100            |                  | 76     | 88           |                  | dB                         |
| Input Impedance  |  |          | 20  2          |                               |                 | 20  2          |                  |        | 20  2        |                  | $M\Omega \  \mathbf{p} \ $ |
| LATCH CHARACTERISTICS                                      |  |          |                |                               |                 |                |                  |        |              |                  |                            |
| Latch Hold Time, t <sub>H</sub>                            |  |          | 25             | 35                            |                 | 25             | 35               |        | 25           | 35               | ns                         |
| Latch Setup Time, $t_S$<br>LOW Input Level, $V_{IL}$       | T <sub>MIN</sub> to T <sub>MAX</sub>                 |          | 5              | 10<br>0.8                     |                 | 5              | 10<br><b>0.8</b> |        | 5            | 10<br><b>0.8</b> | ns<br>V                    |
| HIGH Input Level, V <sub>IH</sub>                          | $T_{MIN}$ to $T_{MAX}$                               | 1.6      |                | 0.0                           | 1.6             |                | 0.0              | 1.6    |              |                  | v                          |
| Latch Input Current  | m . m  |          | 2.3            | 5                             |                 | 2.3            | 3.5              |        | 2.3          | 5                | μA                         |
|  | T <sub>MIN</sub> to T <sub>MAX</sub>                 |          |                | 7                             |                 |                | 5                |        |              | 8                | μА                         |
| SUPPLY CHARACTERISTICS                                     | 17 P 17  |          |                |                               |                 |                |                  |        |              |                  |                            |
| Diff Supply Voltage <sup>3</sup>                           | $V_{LOGIC} = 5 V$ $T_{MIN}$ to $T_{MAX}$             | 4.5      |                | 33                            | 4.5             |                | 33               | 4.7    |              | 33               | v                          |
| Logic Supply   | $T_{MIN}$ to $T_{MAX}$                               | 4.0      |                | 7                             | 4.0             |                | 7                | 4.2    |              | 7                | v                          |
| Quiescent Current  |  |          | 0              | 10                            |                 | 0              | 10               |        | 0            | 10               |                            |
| $+V_{S}$ $-V_{S}$  | $+V_{S} = 15 \text{ V}$<br>$-V_{S} = -15 \text{ V}$  |          | 8<br>4         | 10<br>5                       |                 | 8<br>4         | 10<br>5          |        | 8<br>4       | 10<br>5          | mA<br>mA                   |
| $V_{\text{LOGIC}}$   | $V_{LOGIC} = 5 \text{ V}$                            |          | 2              | 3.3                           |                 | 2              | 3.3              |        | 2            | 3.3              | mA                         |
| Power Dissipation  | 200.0  |          |                | 242                           |                 |                | 242              |        |              | 242              | mW                         |
| TEMPERATURE RANGE  |  |          |                |                               |                 |                |                  |        |              |                  |                            |
| Rated Performance  | T <sub>MIN</sub> to T <sub>MAX</sub>                 | 0 to +   | 70/-40         | to +85                        | 0 to +          | 70/-40         | to +85           |        | -55 to       | +125             | °C                         |

REV. B -2-

<sup>&</sup>lt;sup>1</sup>Defined as the average of the input voltages at the low to high and high to low transition points. Refer to Figure 14. <sup>2</sup>Defined as half the magnitude between the input voltages at the low to high and high to low transition points. Refer to Figure 14.  $^3$ +V<sub>S</sub> must be no lower than (V<sub>LOGIC</sub> –0.5 V) in any supply operating conditions, except during power up.

All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units at final test. Specifications subject to change without notice.

**SINGLE SUPPLY** (Operation @ +25°C and + $V_S = V_{LOGIC} = +5$  V, - $V_S = 0$  V unless otherwise noted)<sup>1</sup>

|   |   | AD790J/A                  |                              |   | AD790K/B      |                              | A  | AD7909         | 5                            |   |                                  |
|---|---|---------------------------|------------------------------|---|---------------|------------------------------|--|----------------|------------------------------|---|----------------------------------|
| Parameter   | Conditions  | Min                       | Typ                          | Max   | Min           | Typ                          | Max  | Min            | Typ                          | Max   | Units                            |
| RESPONSE CHARACTERISTIC<br>Propagation Delay, t <sub>PD</sub>   | 100 mV Step<br>5 mV Overdrive<br>T <sub>MIN</sub> to T <sub>MAX</sub>   |                           | 45                           | 50<br>50/60                                 |               | 45                           | 50<br>50/60                                    |                | 45                           | 50<br>65  | ns<br>ns                         |
| OUTPUT CHARACTERISTICS Output HIGH Voltage, $V_{OH}$ Output LOW Voltage, $V_{OL}$   | $\begin{array}{c} 1.6 \text{ mA Source} \\ 6.4 \text{ mA Source} \\ T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ 1.6 \text{ mA Sink} \\ 6.4 \text{ mA Sink} \\ T_{\text{MIN}} \text{ to } T_{\text{MAX}} \end{array}$ | <b>4.3</b> 4.3            | 4.65<br>4.45<br>0.35<br>0.44 | <b>0.5</b> 0.5                              | 4.3           | 4.65<br>4.45<br>0.35<br>0.44 | 0.5<br>0.5                                     | 4.3 4.3        | 4.65<br>4.45<br>0.35<br>0.44 | 0.5<br>0.5                                      | V<br>V<br>V<br>V                 |
| INPUT CHARACTERISTICS Offset Voltage <sup>2</sup> Hysteresis <sup>3</sup> Bias Current Offset Current   | $T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ Either Input $T_{MIN}$ to $T_{MAX}$   | 0.3                       | 0.45<br>0.5<br>2.7<br>0.04   | 1.5<br>2.0<br>0.75<br>5<br>7<br>0.25<br>0.3 | 0.3           | 0.35<br>0.5<br>2.0<br>0.02   | 0.6<br>0.85<br>0.65<br>3.5<br>5<br>0.15<br>0.2 | 0.3            | 0.45<br>0.7<br>2.7<br>0.04   | 1.5<br>2.0<br>1.0<br>5<br>8<br>0.25<br>0.4      | mV<br>mV<br>mV<br>μA<br>μA<br>μA |
| Power Supply Rejection Ratio DC  Input Voltage Range Differential Voltage Common Mode Input Impedance   | 4.5 V $\leq$ V $_{S}$ $\leq$ 5.5 V $T_{MIN}$ to $T_{MAX}$   | <b>80</b> 76/ <b>76</b> 0 | 90<br>88<br>20  2            | $\pm V_{S} + V_{S} - 2 V$                   | 86<br>82<br>0 | 100<br>93<br>20  2           | $\pm \mathbf{V_S} + \mathbf{V_{S-2} V}$        | <b>80 76</b> 0 | 90<br>85<br>20  2            | ± <b>V</b> <sub>S</sub><br>+V <sub>S</sub> -2 \ | dB<br>dB<br>V<br>V<br>MΩ∥pl      |
| LATCH CHARACTERISTICS Latch Hold Time, $t_H$ Latch Setup Time, $t_S$ LOW Input Level, $V_{IL}$ HIGH Input Level, $V_{IH}$ Latch Input Current | $T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$  | 1.6                       | 25<br>5<br>2.3               | 35<br>10<br>0.8<br><b>5</b><br>7            | 1.6           | 25<br>5<br>2.3               | 35<br>10<br><b>0.8</b><br>3.5<br>5             | 1.6            | 25<br>5<br>2.3               | 35<br>10<br><b>0.8</b><br>5                     | ns<br>ns<br>V<br>V<br>μA<br>μA   |
| SUPPLY CHARACTERISTICS Supply Voltage <sup>4</sup> Quiescent Current Power Dissipation  | $T_{MIN}$ to $T_{MAX}$  | 4.5                       | 10                           | 7<br>12<br>60                               | 4.5           | 10                           | 7<br>12<br>60                                  | 4.7            | 10                           | 7<br>12<br>60                                   | V<br>mA<br>mW                    |
| TEMPERATURE RANGE Rated Performance   | $T_{MIN}$ to $T_{MAX}$  | 0 to +                    | 70/–40                       | to +85                                      | 0 to +        | -70/-40                      | to +85   |                | -55 to                       | o +125  | °C                               |

REV. B -3-

<sup>&</sup>lt;sup>1</sup>Pin 1 tied to Pin 8, and Pin 4 tied to Pin 6.

<sup>&</sup>lt;sup>2</sup>Defined as the average of the input voltages at the low to high and high to low transition points. Refer to Figure 14.
<sup>3</sup>Defined as half the magnitude between the input voltages at the low to high and high to low transition points. Refer to Figure 14.

<sup>&</sup>lt;sup>4</sup>-V<sub>S</sub> must not be connected above ground.


All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units at final test. Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

| Supply Voltage                                   |
|--|
| Internal Power Dissipation <sup>2</sup> 500 mW   |
| Differential Input Voltage ±16.5 V               |
| Output Short Circuit Duration Indefinite         |
| Storage Temperature Range                        |
| (N, R)65°C to +125°C                             |
| (Q)65°C to +150°C                                |
| Lead Temperature Range (Soldering 60 sec) +300°C |
| Logic Supply Voltage 7 V                         |

#### **METALIZATION PHOTOGRAPH**

Contact factory for latest dimensions. Dimensions shown in inches and (mm). Call factory for chip specifications.






Figure 1. Basic Dual Supply Configuration (N, Q Package Pinout)

#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.  $^2Thermal$  characteristics: plastic N-8 package:  $\theta_{JA}=90^{\circ}C/watt;$  ceramic Q-8 package:  $\theta_{JA}=110^{\circ}C/watt,$   $\theta_{JC}=30^{\circ}C/watt.$  SOIC (R-8) package:  $\theta_{JA}=160^{\circ}C$ watt;  $\theta_{JC} = 42^{\circ}C/watt$ .

#### **ORDERING GUIDE**

| Model         | Temperature<br>Range | Package<br>Description | Package<br>Option |  |
|---------------|----------------------|------------------------|-------------------|--|
| AD790JN       | 0°C to +70°C         | Plastic DIP            | N-8               |  |
| AD790JR       | 0°C to +70°C         | SOIC                   | SO-8              |  |
| AD790JR-REEL  | 0°C to +70°C         | Reel                   |                   |  |
| AD790JR-REEL7 | 0°C to +70°C         | SOIC                   | R-8               |  |
| AD790KN       | 0°C to +70°C         | Plastic DIP            | N-8               |  |
| AD790AQ       | -40°C to +85°C       | Cerdip                 | Q-8               |  |
| AD790BQ       | -40°C to +85°C       | Cerdip                 | Q-8               |  |
| AD790SQ       | -55°C to +125°C      | Cerdip                 | Q-8               |  |
| AD790SQ/883B  | -55°C to +125°C      | Cerdip                 | Q-8               |  |
| AD790S Chips  | -55°C to +125°C      | Die                    |                   |  |




Figure 2. Basic Single Supply Configuration (N, Q Package Pinout)




Figure 3. Response Time Test Circuit (N, Q Package Pinout)

## Typical Characteristics-AD790




Figure 4. Propagation Delay vs. Overdrive




Figure 5. Propagation Delay vs. Load Capacitance




Figure 6. Propagation Delay vs. Fanout (LSTTL and CMOS)




Figure 7. Propagation Delay vs. Source Resistance




Figure 8. Propagation Delay vs. Temperature




Figure 9. Output Low Voltage vs. Sink Current




Figure 10. Output High Voltage vs. Source Current




Figure 11. Total Supply Current vs. Temperature




Figure 12. Latch Timing

REV. B –5–

## **AD790**

#### CIRCUIT DESCRIPTION

The AD790 possesses the overall characteristics of a standard monolithic comparator: differential inputs, high gain and a logic output. However, its function is implemented with an architecture which offers several advantages over previous comparator designs. Specifically, the output stage alleviates some of the limitations of classic "TTL" comparators and provides a symmetric output. A simplified representation of the AD790 circuitry is shown in Figure 13.




Figure 13. AD790 Block Diagram

The output stage takes the amplified differential input signal and converts it to a single-ended logic output. The output swing is defined by the pull-up PNP and the pull-down NPN. These produce inherent rail-to-rail output levels, compatible with CMOS logic, as well as TTL, without the need for clamping to internal bias levels. Furthermore, the pull-up and pull-down levels are symmetric about the center of the supply range and are referenced off the  $V_{\rm LOGIC}$  supply and ground. The output stage has nearly symmetric dynamic drive capability, yielding equal rise and fall times into subsequent logic gates.

Unlike classic TTL or CMOS output stages, the AD790 circuit does not exhibit large current spikes due to unwanted current flow between the output transistors. The AD790 output stage has a controlled switching scheme in which amplifiers A1 and A2 drive the output transistors in a manner designed to reduce the current flow between Q1 and Q2. This also helps minimize the disturbances feeding back to the input which can cause troublesome oscillations.

The output high and low levels are well controlled values defined by  $V_{\rm LOGIC}$  (+5 V), ground and the transistor equivalent "Schottky" clamps and are compatible with TTL and CMOS logic requirements. The fanout of the output stage is shown in Figure 6 for standard LSTTL or HCMOS gates. Output drive behavior vs. capacitive load is shown in Figure 5.

#### **HYSTERESIS**

The AD790 uses internal feedback to develop hysteresis about the input reference voltage. Figure 14 shows how the input offset voltage and hysteresis terms are defined. Input offset voltage ( $V_{\rm OS}$ ) is the difference between the center of the hysteresis range and the ground level. This can be either positive or negative. The hysteresis voltage ( $V_{\rm H}$ ) is one-half the width of the




Figure 14. Hysteresis Definitions (N, Q Package Pinout) hysteresis range. This built-in hysteresis allows the AD790 to avoid oscillation when an input signal slowly crosses the ground level.

#### SUPPLY VOLTAGE CONNECTIONS

The AD790 may be operated from either single or dual supply voltages. Internally, the  $V_{\rm LOGIC}$  circuitry and the analog frontend of the AD790 are connected to separate supply pins. If dual supplies are used, any combination of voltages in which  $+V_S \ge V_{\rm LOGIC} - 0.5 \ V$  and  $-V_S \le 0$  may be chosen. For single supply operation (i.e.,  $+V_S = V_{\rm LOGIC}$ ), the supply voltage can be operated between 4.5 V and 7 V. Figure 15 shows some other examples of typical supply connections possible with the AD790.

#### **BYPASSING AND GROUNDING**

Although the AD790 is designed to be stable and free from oscillations, it is important to properly bypass and ground the power supplies. Ceramic 0.1  $\mu F$  capacitors are recommended and should be connected directly at the AD790's supply pins. These capacitors provide transient currents to the device during comparator switching. The AD790 has three supply voltage pins,  $+V_S$ ,  $-V_S$  and  $V_{\rm LOGIC}$ . It is important to have a common ground lead on the board for the supply grounds and the GND pin of the AD790 to provide the proper return path for the supply current.

#### LATCH OPERATION

The AD790 has a latch function for retaining input information at the output. The comparator decision is "latched" and the output state is held when Pin 5 is brought low. As long as Pin 5 is kept low, the output remains in the high or low state, and does not respond to changing inputs. Proper capture of the input signal requires that the timing relationships shown in Figure 12 are followed. Pin 5 should be driven with CMOS or TTL logic levels.

The output of the AD790 will respond to the input when Pin 5 is at a high logic level. When not in use, Pin 5 should be connected to the positive logic supply. When using dual supplies, it is recommended that a 510  $\Omega$  resistor be placed in series with Pin 5 and the driving logic gate to limit input currents during power up.

-6- REV. B

## Applying the AD790




Figure 15. Typical Power Supply Connections (N, Q Package Pinout)

#### Window Comparator for Overvoltage Detection

The wide differential input range of the AD790 makes it suitable for monitoring large amplitude signals. The simple overvoltage detection circuit shown in Figure 16 illustrates direct connection of the input signal to the high impedance inputs of the comparator without the need for special clamp diodes to limit the differential input voltage across the inputs.




Figure 16. Overvoltage Detector (N, Q Package Pinout)

#### **Single Supply Ground Referred Overload Detector**

The AD790 is useful as an overload detector for sensitive loads that must be powered from a single supply. A simple ground referenced overload detector is shown in Figure 16. The comparator senses a voltage across a PC board trace and compares that to a reference (trip) voltage established by the comparator's minus supply current through a 2.7  $\Omega$  resistor. This sets up a

10 mV reference level that is compared to the sense voltage. The minus supply current is proportional to absolute temperature and compensates for the change in the sense resistance with temperature. The width and length of the PC board trace determine the resistance of the trace and consequently the trip current level.

 $I_{LIMIT} = 10 \text{ mV/R}_{SENSE}$ 

 $R_{SENSE} = rho \text{ (trace length/trace width)}$ 

rho = resistance of a unit square of trace




Figure 17. Ground Referred Overload Detector Circuit (N, Q Package Pinout)

#### **Precision Full-Wave Rectifier**

The high speed and precision of the AD790 make it suitable for use in the wide dynamic range full-wave rectifier shown in Figure 18. This circuit is capable of rectifying low level signals as small as a few mV or as high as 10 V. Input resolution, propagation delay and op amp settling will ultimately limit the maximum input frequency for a given accuracy level. Total comparator plus switch delay is approximately 100 ns, which limits the maximum input frequency to 1 MHz for clean rectification.





Figure 18. Precision Full-Wave Rectifier (N, Q Package Pinout)

REV. B -7-



\*A RESISTOR UP TO  $10k\Omega$  MAYBE USED TO REDUCE THE SOURCE AND SINK CURRENT OF THE DRIVER. HOWEVER, THIS WILL SLIGHTLY LOWER THE MAXIMUM USABLE CLOCK RATE.

Figure 19. A Bipolar to CMOS TTL Line Receiver (N, Q Package Pinout)

#### **Bipolar to CMOS/TTL**


It is sometimes desirable to translate a bipolar signal (e.g., ±5 V) coming from a communications cable or another section of the system to CMOS/TTL logic levels; such an application is referred to as a line receiver. Previously, the interface to the bipolar signal required either a dual (±) power supply or a reference voltage level about which the line receiver would switch. The AD790 may be used in a simple circuit to provide a unique capability: the ability to receive a bipolar signal while powered from a single +5 V supply. Other comparators cannot perform this task. Figure 19 shows a 1 k $\Omega$  resistor in series with the input signal which is then clamped by a Schottky diode, holding the input of the comparator at 0.4 V below ground. Although the comparator is specified for a common mode range down to -V<sub>S</sub>, (in this case ground) it is permissible to bring one of the inputs a few hundred mV below ground. The comparator switches around this level and produces a CMOS/TTL compatible swing. The circuit will operate to switching frequencies of 20 MHz.

#### **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).

#### 8-Pin Plastic Mini-DIP (N-8) Package

### 8-Pin Cerdip (Q-8) Package



SOIC (SO-8) Package



–8– REV. B

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.