

16/32

# M32C/83 Group

## Hardware Manual

RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER  
M16C FAMILY / M32C/80 SERIES

Before using this material, please visit our website to confirm that this is the most current document available.

### Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.  

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.


# How to Use This Manual

## 1. Introduction

This hardware manual provides detailed information on the M32C/83 Group of microcomputers. Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputers.

## 2. Register Diagram

The symbols, and descriptions, used for bit function in each register are shown below.



\*1  
Blank: Set to "0" or "1" according to the application

0: Set to "0"

1: Set to "1"

X: Nothing is assigned

\*2  
RW: Read and write

RO: Read only

WO: Write only

—: Nothing is assigned

\*3  
• Reserved bit  
Reserved bit. Set to specified value.

\*4  
• Nothing is assigned  
Nothing is assigned to the bit concerned. As the bit may be use for future functions, set to "0" when writing to this bit.  
• Do not set a value  
The operation is not guaranteed when a value is set.  
• Function varies depending on mode of operation  
Bit function varies depending on peripheral function mode.  
Refer to respective register for each mode.

### 3. M16C Family Documents

The following documents were prepared for the M16C family. <sup>(1)</sup>

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, timing charts)
Software Manual	Detailed description of assembly instructions and microcomputer performance of each instruction
Application Note	<ul style="list-style-type: none"><li>• Application examples of peripheral functions</li><li>• Sample programs</li><li>• Introduction to the basic functions in the M16C family</li><li>• Programming method with Assembly and C languages</li></ul>
RENESAS TECHNICAL UPDATE	Preliminary report about the specification of a product, a document, etc.

#### NOTES :

1. Before using this material, please visit the our website to confirm that this is the most current document available.

# Table of Contents

<b>Quick Reference by Address</b>	<b>B-1</b>
<b>1. Overview</b>	<b>1</b>
1.1 Applications	1
1.2 Performance Outline	2
1.3 Block Diagram	4
1.4 Product Information	5
1.5 Pin Assignments	6
1.6 Pin Description	14
<b>2. Central Processing Unit (CPU)</b>	<b>20</b>
2.1 General Register	21
2.1.1 Data Registers (R0, R1, R2 and R3)	21
2.1.2 Address Registers (A0 and A1)	21
2.1.3 Static Base Register (SB)	21
2.1.4 Frame Base Register (FB)	21
2.1.5 Program Counter (PC)	21
2.1.6 Interrupt Table Register (INTB)	21
2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)	21
2.1.8 Flag Register (FLG)	21
2.2 High-Speed Interrupt Registers	22
2.3 DMAC-Associated Registers	22
<b>3. Memory</b>	<b>23</b>
<b>4. Special Function Registers (SFR)</b>	<b>24</b>
<b>5. Reset</b>	<b>46</b>
5.1 Hardware Reset	46
5.1.1 Reset on a Stable Supply Voltage	46
5.1.2 Power-on Reset	46
5.2 Software Reset	48
5.3 Watchdog Timer Reset	48
5.4 Internal Space	49
<b>6. Processor Mode</b>	<b>50</b>
6.1 Types of Processor Mode	50
6.1.1 Single-chip Mode	50
6.1.2 Memory Expansion Mode	50
6.1.3 Microprocessor Mode	50

6.2 Setting Processor Mode .....	50
6.2.1 Applying VSS to CNVSS Pin .....	50
6.2.2 Applying VCC to CNVSS Pin .....	50
<b>7. Bus .....</b>	<b>54</b>
7.1 Bus Settings .....	54
7.1.1 Selecting External Address Bus .....	55
7.1.2 Selecting External Data Bus .....	55
7.1.3 Selecting Separate/Multiplexed Bus .....	55
7.2 Bus Control .....	57
7.2.1 Address Bus and Data Bus .....	57
7.2.2 Chip-Select Signal .....	57
7.2.3 Read and Write Signals .....	59
7.2.4 Bus Timing .....	60
7.2.5 ALE Signal .....	64
7.2.6 RDY Signal .....	64
7.2.7 HOLD Signal .....	65
7.2.8 External Bus State when Accessing Internal Space .....	66
7.2.9 BCLK Output .....	66
7.2.10 DRAM Control Signals (RAS, CASL, CASH and DW) .....	66
<b>8. Clock Generating Circuit .....</b>	<b>67</b>
8.1 Types of Clock Generating Circuits .....	67
8.1.1 Main Clock .....	76
8.1.2 Sub Clock .....	77
8.1.3 On-chip Oscillator Clock .....	78
8.1.4 PLL Clock .....	79
8.2 CPU Clock and BCLK .....	81
8.3 Peripheral Function Clock .....	81
8.3.1 f1, f8, f32 and f2n .....	81
8.3.2 fAD .....	81
8.3.3 fC32 .....	82
8.4 Clock Output Function .....	82
8.5 Power Consumption Control .....	82
8.5.1 Normal Operation Mode .....	83
8.5.2 Wait Mode .....	84
8.5.3 Stop Mode .....	86
<b>9. Protection .....</b>	<b>89</b>
<b>10. Interrupts .....</b>	<b>90</b>

10.1	Types of Interrupts .....	90
10.2	Software Interrupts .....	90
10.2.1	Undefined Instruction Interrupt .....	90
10.2.2	Overflow Interrupt .....	90
10.2.3	BRK Interrupt .....	90
10.2.4	BRK2 Interrupt .....	91
10.2.5	INT Instruction Interrupt .....	91
10.3	Hardware Interrupts .....	91
10.3.1	Special Interrupts .....	91
10.3.2	Peripheral Function Interrupt .....	92
10.4	High-Speed Interrupt .....	92
10.5	Interrupts and Interrupt Vectors .....	92
10.5.1	Fixed Vector Tables .....	93
10.5.2	Relocatable Vector Tables .....	93
10.6	Interrupt Request Reception .....	96
10.6.1	I Flag and IPL .....	96
10.6.2	Interrupt Control Register and RLVL Register .....	96
10.6.3	Interrupt Sequence .....	100
10.6.4	Interrupt Response Time .....	101
10.6.5	IPL Change when Interrupt Request is Acknowledged .....	102
10.6.6	Saving a Register .....	103
10.6.7	Restoration from Interrupt Routine .....	103
10.6.8	Interrupt Priority .....	104
10.6.9	Interrupt Priority Level Select Circuit .....	104
10.7	$\overline{\text{INT}}$ Interrupt .....	106
10.8	$\overline{\text{NMI}}$ Interrupt .....	107
10.9	Key Input Interrupt .....	107
10.10	Address Match Interrupt .....	108
10.11	Intelligent I/O Interrupt and CAN Interrupt .....	109
11.	Watchdog Timer .....	112
12.	DMAC .....	115
12.1	Transfer Cycles .....	122
12.1.1	Effect of Source and Destination Addresses .....	122
12.1.2	Effect of the DS Register .....	122
12.1.3	Effect of Software Wait State .....	122
12.1.4	Effect of $\overline{\text{RDY}}$ Signal .....	122
12.2	DMAC Transfer Cycles .....	124
12.3	Channel Priority and DMA Transfer Timing .....	124

<b>13. DMAC II</b>	<b>126</b>
13.1 DMAC II Settings .....	126
13.1.1 RLVL Register .....	126
13.1.2 DMAC II Index .....	128
13.1.3 Interrupt Control Register for the Peripheral Function .....	130
13.1.4 Relocatable Vector Table for the Peripheral Function .....	130
13.1.5 IRLT Bit in the IIOiE Register (i=0 to 11) .....	130
13.2 DMAC II Performance .....	130
13.3 Transfer Data .....	130
13.3.1 Memory-to-Memory Transfer .....	130
13.3.2 Immediate Data Transfer .....	131
13.3.3 Calculation Transfer .....	131
13.4 Transfer Modes .....	131
13.4.1 Single Transfer .....	131
13.4.2 Burst Transfer .....	131
13.4.3 Multiple Transfer .....	131
13.4.4 Chained Transfer .....	132
13.4.5 End-of-Transfer Interrupt .....	132
13.5 Execution Time .....	133
<b>14. Timers</b>	<b>134</b>
14.1 Timer A .....	136
14.1.1 Timer Mode .....	142
14.1.2 Event Counter Mode .....	144
14.1.3 One-shot Timer Mode .....	148
14.1.4 Pulse Width Modulation Mode .....	150
14.2 Timer B .....	153
14.2.1 Timer Mode .....	156
14.2.2 Event Counter Mode .....	157
14.2.3 Pulse Period/Pulse Width Measurement Mode .....	159
<b>15. Three-Phase Motor Control Timer Functions</b>	<b>162</b>
<b>16. Serial I/O</b>	<b>173</b>
16.1 Clock Synchronous Serial I/O Mode .....	183
16.1.1 Selecting CLK Polarity .....	187
16.1.2 Selecting LSB First/MSB First .....	187
16.1.3 Continuous Receive Mode .....	188
16.1.4 Serial Data Logic Inverse Function .....	188
16.2 Clock Asynchronous Serial I/O (UART) Mode .....	189
16.2.1 LSB First / MSB First Select Function .....	193



16.2.2	Serial Data Logic Inverse Function .....	194
16.2.3	TxD and RxD I/O Polarity Inverse Function .....	194
16.3	Special Mode 1 (I2C Mode) .....	195
16.3.1	Detecting Start Condition and Stop Condition .....	200
16.3.2	Start Condition or Stop Condition Output .....	201
16.3.3	Arbitration .....	202
16.3.4	Transfer Clock .....	202
16.3.5	SDA Output .....	203
16.3.6	SDA Input .....	203
16.3.7	ACK, NACK .....	203
16.3.8	Transmit and Receive Reset .....	203
16.4	Special Mode 2 .....	204
16.4.1	SSi Input Pin Function (i=0 to 4) .....	207
16.4.2	Clock Phase Function .....	208
16.5	Special Mode 3 (GCI Mode) .....	210
16.6	Special Mode 4 (IE Mode) .....	214
16.7	Special Mode 5 (SIM Mode) .....	218
16.7.1	Parity Error Signal .....	222
16.7.2	Format .....	223
<b>17.</b>	<b>A/D Converter .....</b>	<b>224</b>
17.1	Mode Description .....	234
17.1.1	One-shot Mode .....	234
17.1.2	Repeat Mode .....	234
17.1.3	Single Sweep Mode .....	235
17.1.4	Repeat Sweep Mode 0 .....	235
17.1.5	Repeat Sweep Mode 1 .....	236
17.2	Function .....	236
17.2.1	Resolution Select Function .....	236
17.2.2	Sample and Hold .....	236
17.2.3	Trigger Select Function .....	236
17.2.4	Two-Circuit Simultaneous Start (Software Trigger) .....	237
17.2.5	Pin Input Replacement Function .....	237
17.2.6	Extended Analog Input Pins .....	238
17.2.7	External Operation Amplifier (Op-Amp) Connection Mode .....	238
17.2.8	Power Consumption Reducing Function .....	239
17.2.9	Analog Input Pin and External Sensor Equivalent Circuit .....	239
<b>18.</b>	<b>D/A Converter .....</b>	<b>240</b>
<b>19.</b>	<b>CRC Calculation .....</b>	<b>243</b>

<b>20. XY Conversion</b>	<b>245</b>
<b>21. Intelligent I/O</b>	<b>248</b>
21.1 Base Timer .....	264
21.2 Time Measurement Function (Group 0 and 1) .....	269
21.3 Waveform Generation Function .....	274
21.3.1 Single-Phase Waveform Output Mode (Group 0 to 3) .....	276
21.3.2 Phase-Delayed Waveform Output Mode (Group 0 to 3) .....	278
21.3.3 Set/Reset Waveform Output (SR Waveform Output) Mode (Group 0 to 3) .	280
21.3.4 Bit Modulation PWM Output Mode (Group 2 and 3) .....	283
21.3.5 Real-Time Port (RTP) Output Mode (Group 2 and 3) .....	285
21.3.6 Parallel Real-Time Port Output Mode (Group 2 and 3) .....	287
21.4 Communication Unit 0 and 1 Communication Function .....	289
21.4.1 Clock Synchronous Serial I/O Mode (Groups 0 and 1) .....	296
21.4.2 Clock Asynchronous Serial I/O Mode (UART) (Groups 0 and 1) .....	299
21.4.3 HDLC Data Processing Mode (Group 0 and 1) .....	303
21.5 Group 2 Communication Function .....	306
21.5.1 Variable Clock Synchronous Serial I/O Mode (Group 2) .....	310
21.5.2 IEBus Mode (Group 2) .....	314
21.6 Group 3 Communication Function .....	317
21.6.1 8-bit or 16-bit Clock Synchronous Serial I/O Mode (Group 3) .....	320
<b>22. CAN Module</b>	<b>324</b>
22.1 CAN-Associated Registers .....	326
22.1.1 CAN0 Control Register 0 (C0CTLR0 Register) .....	326
22.1.2 CAN0 Control Register 1 (C0CTLR1 Register) .....	329
22.1.3 CAN0 Sleep Control Register (C0SLPR Register) .....	330
22.1.4 CAN0 Status Register (C0STR Register) .....	331
22.1.5 CAN0 Extended ID Register (C0IDR Register) .....	333
22.1.6 CAN0 Configuration Register (C0CONR Register) .....	334
22.1.7 CAN0 Time Stamp Register (C0TSR Register) .....	336
22.1.8 CAN0 Transmit Error Count Register (C0TEC Register) .....	336
22.1.9 CAN0 Receive Error Count Register (C0REC Register) .....	337
22.1.10 CAN0 Baud Rate Prescaler (C0BRP Register) .....	337
22.1.11 CAN0 Slot Interrupt Status Register (C0SISTR Register) .....	338
22.1.12 CAN0 Slot Interrupt Mask Register (C0SIMKR Register) .....	340
22.1.13 CAN0 Error Interrupt Mask Register (C0EIMKR Register) .....	341
22.1.14 CAN0 Error Interrupt Status Register (C0EISTR Register) .....	342
22.1.15 CAN0 Global Mask Register, CAN0 Local Mask Register A and CAN0 Local Mask Register B (C0GMRj (j=0 to4), C0LMARj and C0LMBRj Registers) .....	343

22.1.16	CAN0 Message Slot i Control Register (C0MCTLi Register) (i=0 to 15)	346
22.1.17	CAN0 Slot Buffer Select Register (C0SBS Register)	349
21.1.18	Message Slot Buffer	349
22.1.19	CAN0 Acceptance Filter Support Register (C0AFS Register)	354
22.2.2	CAN Transmit Timing	355
22.2	Timing with CAN-Associated Registers	355
22.2.1	CAN Module Reset Timing	355
22.2.3	CAN Receive Timing	356
22.2.4	CAN Bus Error Timing	357
22.3	CAN Interrupts	357
<b>23.</b>	<b>DRAMC</b>	<b>359</b>
23.1	DRAMC Multiplexed Address Output	361
23.2	Refresh	361
23.2.1	Refresh	361
23.2.2	Self-Refresh	361
<b>24.</b>	<b>Programmable I/O Ports</b>	<b>366</b>
24.1	Port Pi Direction Register (PDi Register, i=0 to 15)	366
24.2	Port Pi Register (Pi Register, i=0 to 15)	366
24.3	Function Select Register Aj (PSj Register) (j=0 to 3, 5 to 9)	366
24.4	Function Select Register Bk (PSLk Register)(k=0 to 3)	366
24.5	Function Select Register C (PSC Register)	367
24.6	Pull-up Control Register 0 to 4 (PUR0 to PUR4 Registers)	367
24.7	Port Control Register (PCR Register)	367
24.8	Input Function Select Register (IPS Register)	367
24.9	Analog Input and Other Peripheral Function Input	367
<b>25.</b>	<b>Flash Memory Version</b>	<b>388</b>
25.1	Memory Map	389
25.1.1	Boot Mode	390
25.2	Functions to Prevent the Flash Memory from Rewriting	390
25.2.1	ROM Code Protect Function	390
25.2.2	ID Code Check Function	390
25.3	CPU Rewrite Mode	392
25.3.1	Flash Memory Control Register 0 (FMR0 Register)	393
25.3.2	Status Register	395
24.3.3	Data Protect Function	396
25.3.4	How to Enter and Exit CPU Rewrite Mode	397
25.3.5	Software Commands	398
25.3.6	Full Status Check	404

25.3.7	Precautions in CPU Rewrite Mode .....	406
25.4	Standard Serial I/O Mode .....	407
25.4.1	Pin Function .....	407
25.4.2	ID Code Check Function .....	407
25.4.3	Precautions in Standard Serial I/O Mode .....	412
25.4.4	Circuit Application in Standard Serial I/O Mode .....	412
25.5	Parallel I/O Mode .....	413
25.5.1	Boot ROM Area .....	413
25.5.2	ROM Code Protect Function .....	413
25.5.3	Precautions on Parallel I/O Mode .....	413
<b>26.</b>	<b>Electrical Characteristics .....</b>	<b>414</b>
<b>27.</b>	<b>Precautions .....</b>	<b>451</b>
27.1	Processor Mode .....	451
27.1.1	Microprocessor Mode .....	451
27.2	Bus .....	452
27.2.1	HOLD Signal .....	452
27.2.2	External Bus .....	452
27.3	SFR .....	453
27.3.1	100-Pin Package .....	453
27.3.2	Register Settings .....	453
27.4	Clock Generating Circuit .....	454
27.4.1	PLL Frequency Synthesizer .....	454
27.4.2	Power Control .....	454
27.4.3	Wait Mode .....	455
27.4.4	Stop Mode .....	455
27.5	Protection .....	456
27.6	Interrupts .....	457
27.6.1	ISP Setting .....	457
27.6.2	NMI Interrupt .....	457
27.6.3	INT Interrupt .....	457
27.6.4	Watchdog Timer Interrupt .....	458
27.6.5	Changing Interrupt Control Register .....	458
27.6.6	Changing IIOIR Register (i = 0 to 11) .....	458
27.6.7	Changing RLVL Register .....	458
27.7	DMAC .....	459
27.8	Timer .....	460
27.8.1	Timers A and B .....	460
27.8.2	Timer A .....	460

27.8.3 Timer B .....	462
27.9 Three-Phase Motor Control Timer Functions .....	463
27.9.1 Changing TAI and TAI1 (i=1, 2, 4) Registers .....	463
27.10 Serial I/O .....	464
27.10.1 Clock Synchronous Serial I/O Mode .....	464
27.10.2 UART Mode, Special Mode 2 .....	465
27.10.3 Special Mode 2 .....	465
27.11 A/D Converter fAD .....	466
27.12 Intelligent I/O .....	468
27.12.1 Register Setting .....	465
27.12.2 BISR Register Setting .....	465
27.13 Programmable I/O Port .....	469
27.14 Flash Memory Version .....	470
27.14.1 Differences Between Flash Memory Version and Masked ROM Version .....	465
27.15 Noise .....	471
27.16 Low Voltage Operations .....	472
<b>Package Dimensions</b> .....	<b>473</b>
<b>Register Index</b> .....	<b>475</b>

## Quick Reference by Address

Address	Register	Page	Address	Register	Page
0000 <sub>16</sub>			0030 <sub>16</sub>		
0001 <sub>16</sub>			0031 <sub>16</sub>		
0002 <sub>16</sub>			0032 <sub>16</sub>		
0003 <sub>16</sub>			0033 <sub>16</sub>		
0004 <sub>16</sub>	Processor Mode Register 0 (PM0)	51	0034 <sub>16</sub>		
0005 <sub>16</sub>	Processor Mode Register 1 (PM1)	52	0035 <sub>16</sub>		
0006 <sub>16</sub>	System Clock Control Register 0 (CM0)	69	0036 <sub>16</sub>		
0007 <sub>16</sub>	System Clock Control Register 1 (CM1)	70	0037 <sub>16</sub>		
0008 <sub>16</sub>	Wait Control Register 1 (WCR)		0038 <sub>16</sub>		
0009 <sub>16</sub>	Address Match Interrupt Enable Register (AIER)	108	0039 <sub>16</sub>		
000A <sub>16</sub>	Protect Register (PRCR)	89	003A <sub>16</sub>		
000B <sub>16</sub>	External Data Bus Width Control Register (DS)	54	003B <sub>16</sub>		
000C <sub>16</sub>	Main Clock Division Register (MCD)	71	003C <sub>16</sub>		
000D <sub>16</sub>	Oscillation Stop Detect Register (CM2)	72	003D <sub>16</sub>		
000E <sub>16</sub>	Watchdog Timer Start Register (WDTS)		003E <sub>16</sub>		
000F <sub>16</sub>	Watchdog Timer Control Register (WDC)	113	003F <sub>16</sub>		
0010 <sub>16</sub>			0040 <sub>16</sub>	DRAM Control Register (DRAMCONT)	
0011 <sub>16</sub>	Address Match Interrupt Register 0 (RMAD0)	108	0041 <sub>16</sub>	DRAM Refresh Interval Set Register (REFCNT)	360
0012 <sub>16</sub>			0042 <sub>16</sub>		
0013 <sub>16</sub>			0043 <sub>16</sub>		
0014 <sub>16</sub>			0044 <sub>16</sub>		
0015 <sub>16</sub>	Address Match Interrupt Register 1 (RMAD1)	108	0045 <sub>16</sub>		
0016 <sub>16</sub>			0046 <sub>16</sub>		
0017 <sub>16</sub>	VDC Control Register for PLL (PLV)	74	0047 <sub>16</sub>		
0018 <sub>16</sub>			0048 <sub>16</sub>		
0019 <sub>16</sub>	Address Match Interrupt Register 2 (RMAD2)	108	0049 <sub>16</sub>		
001A <sub>16</sub>			004A <sub>16</sub>		
001B <sub>16</sub>	VDC Control Register 0 (VDC0)	—	004B <sub>16</sub>		
001C <sub>16</sub>			004C <sub>16</sub>		
001D <sub>16</sub>	Address Match Interrupt Register 3 (RMAD3)	108	004D <sub>16</sub>		
001E <sub>16</sub>			004E <sub>16</sub>		
001F <sub>16</sub>			004F <sub>16</sub>		
0020 <sub>16</sub>			0050 <sub>16</sub>		
0021 <sub>16</sub>			0051 <sub>16</sub>		
0022 <sub>16</sub>			0052 <sub>16</sub>		
0023 <sub>16</sub>			0053 <sub>16</sub>		
0024 <sub>16</sub>			0054 <sub>16</sub>		
0025 <sub>16</sub>			0055 <sub>16</sub>		
0026 <sub>16</sub>			0056 <sub>16</sub>		
0027 <sub>16</sub>			0057 <sub>16</sub>	Flash Memory Control Register 0 (FMR0)	393
0028 <sub>16</sub>			0058 <sub>16</sub>		
0029 <sub>16</sub>			0059 <sub>16</sub>		
002A <sub>16</sub>			005A <sub>16</sub>		
002B <sub>16</sub>			005B <sub>16</sub>		
002C <sub>16</sub>			005C <sub>16</sub>		
002D <sub>16</sub>			005D <sub>16</sub>		
002E <sub>16</sub>			005E <sub>16</sub>		
002F <sub>16</sub>			005F <sub>16</sub>		

Blank spaces are reserved. No access is allowed.

## Quick Reference by Address

Address	Register	Page
0060 <sub>16</sub>		
0061 <sub>16</sub>		
0062 <sub>16</sub>		
0063 <sub>16</sub>		
0064 <sub>16</sub>		
0065 <sub>16</sub>		
0066 <sub>16</sub>		
0067 <sub>16</sub>		
0068 <sub>16</sub>	DMA0 Interrupt Control Register (DM0IC)	
0069 <sub>16</sub>	Timer B5 Interrupt Control Register (TB5IC)	
006A <sub>16</sub>	DMA2 Interrupt Control Register (DM2IC)	
006B <sub>16</sub>	UART2 Receive /ACK Interrupt Control Register (S2RIC)	
006C <sub>16</sub>	Timer A0 Interrupt Control Register (TA0IC)	
006D <sub>16</sub>	UART3 Receive /ACK Interrupt Control Register (S3RIC)	
006E <sub>16</sub>	Timer A2 Interrupt Control Register (TA2IC)	
006F <sub>16</sub>	UART4 Receive /ACK Interrupt Control Register (S4RIC)	
0070 <sub>16</sub>	Timer A4 Interrupt Control Register (TA4IC)	
0071 <sub>16</sub>	UART0 Bus Conflict Detect Interrupt Control Register (BCN0IC)/ UART3 Bus Conflict Detect Interrupt Control Register (BCN3IC)	97
0072 <sub>16</sub>	UART0 Receive/ACK Interrupt Control Register (S0RIC)	
0073 <sub>16</sub>	A/D0 Conversion Interrupt Control Register (AD0IC)	
0074 <sub>16</sub>	UART1 Receive/ACK Interrupt Control Register (S1RIC)	
0075 <sub>16</sub>	Intelligent I/O Interrupt Control Register 0 (IIO0IC)	
0076 <sub>16</sub>	Timer B1 Interrupt Control Register (TB1IC)	
0077 <sub>16</sub>	Intelligent I/O Interrupt Control Register 2 (IIO2IC)	
0078 <sub>16</sub>	Timer B3 Interrupt Control Register (TB3IC)	
0079 <sub>16</sub>	Intelligent I/O Interrupt Control Register 4 (IIO4IC)	
007A <sub>16</sub>	INT5 Interrupt Control Register (INT5IC)	98
007B <sub>16</sub>	Intelligent I/O Interrupt Control Register 6 (IIO6IC)	97
007C <sub>16</sub>	INT3 Interrupt Control Register (INT3IC)	98
007D <sub>16</sub>	Intelligent I/O Interrupt Control Register 8 (IIO8IC)	97
007E <sub>16</sub>	INT1 Interrupt Control Register (INT1IC)	98
007F <sub>16</sub>	Intelligent I/O Interrupt Control Register 10 (IIO10IC)/ CAN Interrupt 1 Control Register (CAN1IC)	97
0080 <sub>16</sub>		
0081 <sub>16</sub>	Intelligent I/O Interrupt Control Register 11 (IIO11IC)/ CAN Interrupt 2 Control Register (CAN2IC)	97
0082 <sub>16</sub>		
0083 <sub>16</sub>		
0084 <sub>16</sub>		
0085 <sub>16</sub>		
0086 <sub>16</sub>	A/D1 Conversion Interrupt Control Register (AD1IC)	97
0087 <sub>16</sub>		
0088 <sub>16</sub>	DMA1 Interrupt Control Register (DM1IC)	
0089 <sub>16</sub>	UART2 Transmit /NACK Interrupt Control Register (S2TIC)	
008A <sub>16</sub>	DMA3 Interrupt Control Register (DM3IC)	
008B <sub>16</sub>	UART3 Transmit /NACK Interrupt Control Register (S3TIC)	
008C <sub>16</sub>	Timer A1 Interrupt Control Register (TA1IC)	97
008D <sub>16</sub>	UART4 Transmit /NACK Interrupt Control Register (S4TIC)	
008E <sub>16</sub>	Timer A3 Interrupt Control Register (TA3IC)	
008F <sub>16</sub>	UART2 Bus Conflict Detect Interrupt Control Register (BCN2IC)	

Address	Register	Page
0090 <sub>16</sub>	UART0 Transmit /NACK Interrupt Control Register (S0TIC)	
0091 <sub>16</sub>	UART1 Bus Conflict Detect Interrupt Control Register (BCN1IC)/ UART4 Bus Conflict Detect Interrupt Control Register (BCN4IC)	
0092 <sub>16</sub>	UART1 Transmit/NACK Interrupt Control Register (S1TIC)	
0093 <sub>16</sub>	Key Input Interrupt Control Register (KUPIC)	
0094 <sub>16</sub>	Timer B0 Interrupt Control Register (TB0IC)	
0095 <sub>16</sub>	Intelligent I/O Interrupt Control Register 1 (IIO1IC)	97
0096 <sub>16</sub>	Timer B2 Interrupt Control Register (TB2IC)	
0097 <sub>16</sub>	Intelligent I/O Interrupt Control Register 3 (IIO3IC)	
0098 <sub>16</sub>	Timer B4 Interrupt Control Register (TB4IC)	
0099 <sub>16</sub>	Intelligent I/O Interrupt Control Register 5 (IIO5IC)	
009A <sub>16</sub>	INT4 Interrupt Control Register (INT4IC)	98
009B <sub>16</sub>	Intelligent I/O Interrupt Control Register 7 (IIO7IC)	97
009C <sub>16</sub>	INT2 Interrupt Control Register (INT2IC)	98
009D <sub>16</sub>	Intelligent I/O Interrupt Control Register 9 (IIO9IC)/ CAN Interrupt 0 Control Register (CAN0IC)	97
009E <sub>16</sub>	INT0 Interrupt Control Register (INT0IC)	98
009F <sub>16</sub>	Exit Priority Control Register (RLVL)	99
00A0 <sub>16</sub>	Interrupt Request Register 0 (IIO0IR)	
00A1 <sub>16</sub>	Interrupt Request Register 1 (IIO1IR)	
00A2 <sub>16</sub>	Interrupt Request Register 2 (IIO2IR)	
00A3 <sub>16</sub>	Interrupt Request Register 3 (IIO3IR)	
00A4 <sub>16</sub>	Interrupt Request Register 4 (IIO4IR)	
00A5 <sub>16</sub>	Interrupt Request Register 5 (IIO5IR)	
00A6 <sub>16</sub>	Interrupt Request Register 6 (IIO6IR)	
00A7 <sub>16</sub>	Interrupt Request Register 7 (IIO7IR)	
00A8 <sub>16</sub>	Interrupt Request Register 8 (IIO8IR)	
00A9 <sub>16</sub>	Interrupt Request Register 9 (IIO9IR)	
00AA <sub>16</sub>	Interrupt Request Register 10 (IIO10IR)	
00AB <sub>16</sub>	Interrupt Request Register 11 (IIO11IR)	
00AC <sub>16</sub>		
00AD <sub>16</sub>		
00AE <sub>16</sub>		
00AF <sub>16</sub>		
00B0 <sub>16</sub>	Interrupt Enable Register 0 (IIO0IE)	
00B1 <sub>16</sub>	Interrupt Enable Register 1 (IIO1IE)	
00B2 <sub>16</sub>	Interrupt Enable Register 2 (IIO2IE)	
00B3 <sub>16</sub>	Interrupt Enable Register 3 (IIO3IE)	
00B4 <sub>16</sub>	Interrupt Enable Register 4 (IIO4IE)	
00B5 <sub>16</sub>	Interrupt Enable Register 5 (IIO5IE)	
00B6 <sub>16</sub>	Interrupt Enable Register 6 (IIO6IE)	
00B7 <sub>16</sub>	Interrupt Enable Register 7 (IIO7IE)	
00B8 <sub>16</sub>	Interrupt Enable Register 8 (IIO8IE)	
00B9 <sub>16</sub>	Interrupt Enable Register 9 (IIO9IE)	
00BA <sub>16</sub>	Interrupt Enable Register 10 (IIO10IE)	
00BB <sub>16</sub>	Interrupt Enable Register 11 (IIO11IE)	
00BC <sub>16</sub>		
00BD <sub>16</sub>		
00BE <sub>16</sub>		
00BF <sub>16</sub>		

Blank spaces are reserved. No access is allowed.

## Quick Reference by Address

Address	Register	Page	Address	Register	Page
00C0 <sub>16</sub>	Group 0 Time Measurement Register 0 (G0TM0)/	259/ 261	00F0 <sub>16</sub>	Group 0 Data Compare Register 0 (G0CMP0)	295
00C1 <sub>16</sub>	Group 0 Waveform Generation Register 0 (G0PO0)		00F1 <sub>16</sub>	Group 0 Data Compare Register 1 (G0CMP1)	
00C2 <sub>16</sub>	Group 0 Time Measurement Register 1 (G0TM1)/		00F2 <sub>16</sub>	Group 0 Data Compare Register 2 (G0CMP2)	
00C3 <sub>16</sub>	Group 0 Waveform Generation Register 1 (G0PO1)		00F3 <sub>16</sub>	Group 0 Data Compare Register 3 (G0CMP3)	
00C4 <sub>16</sub>	Group 0 Time Measurement Register 2 (G0TM2)/		00F4 <sub>16</sub>	Group 0 Data Mask Register 0 (G0MSK0)	
00C5 <sub>16</sub>	Group 0 Waveform Generation Register 2 (G0PO2)		00F5 <sub>16</sub>	Group 0 Data Mask Register 1 (G0MSK1)	
00C6 <sub>16</sub>	Group 0 Time Measurement Register 3 (G0TM3)/		00F6 <sub>16</sub>		295
00C7 <sub>16</sub>	Group 0 Waveform Generation Register 3 (G0PO3)		00F7 <sub>16</sub>		
00C8 <sub>16</sub>	Group 0 Time Measurement Register 4 (G0TM4)/		00F8 <sub>16</sub>	Group 0 Receive CRC Code Register (G0RCRC)	
00C9 <sub>16</sub>	Group 0 Waveform Generation Register 4 (G0PO4)		00F9 <sub>16</sub>		
00CA <sub>16</sub>	Group 0 Time Measurement Register 5 (G0TM5)/		00FA <sub>16</sub>	Group 0 Transmit CRC Code Register (G0TCRC)	
00CB <sub>16</sub>	Group 0 Waveform Generation Register 5 (G0PO5)		00FB <sub>16</sub>		
00CC <sub>16</sub>	Group 0 Time Measurement Register 6 (G0TM6)/		00FC <sub>16</sub>	Group 0 SI/O Extended Mode Register (G0EMR)	292
00CD <sub>16</sub>	Group 0 Waveform Generation Register 6 (G0PO6)		00FD <sub>16</sub>	Group 0 SI/O Extended Receive Control Register (G0ERC)	293
00CE <sub>16</sub>	Group 0 Time Measurement Register 7 (G0TM7)/		00FE <sub>16</sub>	Group 0 SI/O Special Communication Interrupt Detect Register (G0IRF)	294
00CF <sub>16</sub>	Group 0 Waveform Generation Register 7 (G0PO7)		00FF <sub>16</sub>	Group 0 SI/O Extended Transmit Control Register (G0ETC)	308
00D0 <sub>16</sub>	Group 0 Waveform Generation Control Register 0 (G0POCR0)	259	0100 <sub>16</sub>	Group 1 Time Measurement Register 0 (G1TM0)/	259/ 261
00D1 <sub>16</sub>	Group 0 Waveform Generation Control Register 1 (G0POCR1)		0101 <sub>16</sub>	Group 1 Waveform Generation Register 0 (G1PO0)	
00D2 <sub>16</sub>	Group 0 Waveform Generation Control Register 2 (G0POCR2)		0102 <sub>16</sub>	Group 1 Time Measurement Register 1 (G1TM1)/	
00D3 <sub>16</sub>	Group 0 Waveform Generation Control Register 3 (G0POCR3)		0103 <sub>16</sub>	Group 1 Waveform Generation Register 1 (G1PO1)	
00D4 <sub>16</sub>	Group 0 Waveform Generation Control Register 4 (G0POCR4)		0104 <sub>16</sub>	Group 1 Time Measurement Register 2 (G1TM2)/	
00D5 <sub>16</sub>	Group 0 Waveform Generation Control Register 5 (G0POCR5)		0105 <sub>16</sub>	Group 1 Waveform Generation Register 2 (G1PO2)	
00D6 <sub>16</sub>	Group 0 Waveform Generation Control Register 6 (G0POCR6)		0106 <sub>16</sub>	Group 1 Time Measurement Register 3 (G1TM3)/	
00D7 <sub>16</sub>	Group 0 Waveform Generation Control Register 7 (G0POCR7)		0107 <sub>16</sub>	Group 1 Waveform Generation Register 3 (G1PO3)	
00D8 <sub>16</sub>	Group 0 Time Measurement Control Register 0 (G0TMCR0)	258	0108 <sub>16</sub>	Group 1 Time Measurement Register 4 (G1TM4)/	
00D9 <sub>16</sub>	Group 0 Time Measurement Control Register 1 (G0TMCR1)		0109 <sub>16</sub>	Group 1 Waveform Generation Register 4 (G1PO4)	
00DA <sub>16</sub>	Group 0 Time Measurement Control Register 2 (G0TMCR2)		010A <sub>16</sub>	Group 1 Time Measurement Register 5 (G1TM5)/	
00DB <sub>16</sub>	Group 0 Time Measurement Control Register 3 (G0TMCR3)		010B <sub>16</sub>	Group 1 Waveform Generation Register 5 (G1PO5)	
00DC <sub>16</sub>	Group 0 Time Measurement Control Register 4 (G0TMCR4)		010C <sub>16</sub>	Group 1 Time Measurement Register 6 (G1TM6)/	
00DD <sub>16</sub>	Group 0 Time Measurement Control Register 5 (G0TMCR5)		010D <sub>16</sub>	Group 1 Waveform Generation Register 6 (G1PO6)	
00DE <sub>16</sub>	Group 0 Time Measurement Control Register 6 (G0TMCR6)		010E <sub>16</sub>	Group 1 Time Measurement Register 7 (G1TM7)/	
00DF <sub>16</sub>	Group 0 Time Measurement Control Register 7 (G0TMCR7)		010F <sub>16</sub>	Group 1 Waveform Generation Register 7 (G1PO7)	
00E0 <sub>16</sub>	Group 0 Base Timer Register (G0BT)	253	0110 <sub>16</sub>	Group 1 Waveform Generation Control Register 0 (G1POCR0)	259
00E1 <sub>16</sub>			0111 <sub>16</sub>	Group 1 Waveform Generation Control Register 1 (G1POCR1)	
00E2 <sub>16</sub>	Group 0 Base Timer Control Register 0 (G0BCR0)	254	0112 <sub>16</sub>	Group 1 Waveform Generation Control Register 2 (G1POCR2)	
00E3 <sub>16</sub>	Group 0 Base Timer Control Register 1 (G0BCR1)		0113 <sub>16</sub>	Group 1 Waveform Generation Control Register 3 (G1POCR3)	
00E4 <sub>16</sub>	Group 0 Time Measurement Prescaler Register 6 (G0TPR6)	258	0114 <sub>16</sub>	Group 1 Waveform Generation Control Register 4 (G1POCR4)	
00E5 <sub>16</sub>	Group 0 Time Measurement Prescaler Register 7 (G0TPR7)		0115 <sub>16</sub>	Group 1 Waveform Generation Control Register 5 (G1POCR5)	
00E6 <sub>16</sub>	Group 0 Function Enable Register (G0FE)	262	0116 <sub>16</sub>	Group 1 Waveform Generation Control Register 6 (G1POCR6)	
00E7 <sub>16</sub>	Group 0 Function Select Register (G0FS)		0117 <sub>16</sub>	Group 1 Waveform Generation Control Register 7 (G1POCR7)	
00E8 <sub>16</sub>	Group 0 SI/O Receive Buffer Register (G0RB)	291	0118 <sub>16</sub>	Group 1 Time Measurement Control Register 0 (G1TMCR0)	258
00E9 <sub>16</sub>			0119 <sub>16</sub>	Group 1 Time Measurement Control Register 1 (G1TMCR1)	
00EA <sub>16</sub>	Group 0 Transmit Buffer/Receive Data Register (G0TB/G0DR)	294	011A <sub>16</sub>	Group 1 Time Measurement Control Register 2 (G1TMCR2)	
00EB <sub>16</sub>			011B <sub>16</sub>	Group 1 Time Measurement Control Register 3 (G1TMCR3)	
00EC <sub>16</sub>	Group 0 Receive Input Register (G0RI)	289	011C <sub>16</sub>	Group 1 Time Measurement Control Register 4 (G1TMCR4)	
00ED <sub>16</sub>	Group 0 SI/O Communication Mode Register (G0MR)	291	011D <sub>16</sub>	Group 1 Time Measurement Control Register 5 (G1TMCR5)	
00EE <sub>16</sub>	Group 0 Transmit Output Register (G0TO)	289	011E <sub>16</sub>	Group 1 Time Measurement Control Register 6 (G1TMCR6)	
00EF <sub>16</sub>	Group 0 SI/O Communication Control Register (G0CR)	290	011F <sub>16</sub>	Group 1 Time Measurement Control Register 7 (G1TMCR7)	

Blank spaces are reserved. No access is allowed.



## Quick Reference by Address

Address	Register	Page	Address	Register	Page		
0120 <sub>16</sub>	Group 1 Base Timer Register (G1BT)	253	0150 <sub>16</sub>	Group 2 Waveform Generation Control Register 0 (G2POCR0)	260		
0121 <sub>16</sub>			0151 <sub>16</sub>	Group 2 Waveform Generation Control Register 1 (G2POCR1)			
0122 <sub>16</sub>			Group 1 Base Timer Control Register 0 (G1BCR0)	0152 <sub>16</sub>		Group 2 Waveform Generation Control Register 2 (G2POCR2)	
0123 <sub>16</sub>	Group 1 Base Timer Control Register 1 (G1BCR1)	254	0153 <sub>16</sub>	Group 2 Waveform Generation Control Register 3 (G2POCR3)			
0124 <sub>16</sub>	Group 1 Time Measurement Prescaler Register 6 (G1TPR6)	258	0154 <sub>16</sub>	Group 2 Waveform Generation Control Register 4 (G2POCR4)			
0125 <sub>16</sub>	Group 1 Time Measurement Prescaler Register 7 (G1TPR7)		0155 <sub>16</sub>	Group 2 Waveform Generation Control Register 5 (G2POCR5)			
0126 <sub>16</sub>	Group 1 Function Enable Register (G1FE)	262	0156 <sub>16</sub>	Group 2 Waveform Generation Control Register 6 (G2POCR6)			
0127 <sub>16</sub>	Group 1 Function Select Register (G1FS)		0157 <sub>16</sub>	Group 2 Waveform Generation Control Register 7 (G2POCR7)			
0128 <sub>16</sub>	Group 1 SI/O Receive Buffer Register (G1RB)	291	0158 <sub>16</sub>				
0129 <sub>16</sub>				0159 <sub>16</sub>			
012A <sub>16</sub>	Group 1 Transmit Buffer/Receive Data Register (G1TB/G1DR)	294	015A <sub>16</sub>				
012B <sub>16</sub>			015B <sub>16</sub>				
012C <sub>16</sub>	Group 1 Receive Input Register (G1RI)	289	015C <sub>16</sub>				
012D <sub>16</sub>	Group 1 SI/O Communication Mode Register (G1MR)	291	015D <sub>16</sub>				
012E <sub>16</sub>	Group 1 Transmit Output Register (G1TO)	289	015E <sub>16</sub>				
012F <sub>16</sub>	Group 1 SI/O Communication Control Register (G1CR)	290	015F <sub>16</sub>				
0130 <sub>16</sub>	Group 1 Data Compare Register 0 (G1CMP0)	295	0160 <sub>16</sub>	Group 2 Base Timer Register (G2BT)	253		
0131 <sub>16</sub>	Group 1 Data Compare Register 1 (G1CMP1)		0161 <sub>16</sub>				
0132 <sub>16</sub>	Group 1 Data Compare Register 2 (G1CMP2)		0162 <sub>16</sub>	Group 2 Base Timer Control Register 0 (G2BCR0)			
0133 <sub>16</sub>	Group 1 Data Compare Register 3 (G1CMP3)		0163 <sub>16</sub>	Group 2 Base Timer Control Register 1 (G2BCR1)	255		
0134 <sub>16</sub>	Group 1 Data Mask Register 0 (G1MSK0)		0164 <sub>16</sub>	Base Timer Start Register (BTSR)	257		
0135 <sub>16</sub>	Group 1 Data Mask Register 1 (G1MSK1)		0165 <sub>16</sub>				
0136 <sub>16</sub>			0166 <sub>16</sub>	Group 2 Function Enable Register (G2FE)	262		
0137 <sub>16</sub>			0167 <sub>16</sub>	Group 2 RTP Output Buffer Register (G2RTP)	263		
0138 <sub>16</sub>	Group 1 Receive CRC Code Register (G1RCRC)	295	0168 <sub>16</sub>				
0139 <sub>16</sub>				0169 <sub>16</sub>			
013A <sub>16</sub>	Group 1 Transmit CRC Code Register (G1TCRC)		016A <sub>16</sub>	Group 2 SI/O Communication Mode Register (G2MR)	307		
013B <sub>16</sub>			016B <sub>16</sub>	Group 2 SI/O Communication Control Register (G2CR)			
013C <sub>16</sub>	Group 1 SI/O Extended Mode Register (G1EMR)	292	016C <sub>16</sub>	Group 2 SI/O Transmit Buffer Register (G2TB)	306		
013D <sub>16</sub>	Group 1 SI/O Extended Receive Control Register (G1ERC)	293	016D <sub>16</sub>				
013E <sub>16</sub>	Group 1 SI/O Special Communication Interrupt Detect Register (G1IRF)	310	016E <sub>16</sub>	Group 2 SI/O Receive Buffer Register (G2RB)			
013F <sub>16</sub>	Group 1 SI/O Extended Transmit Control Register (G1ETC)	292	016F <sub>16</sub>				
0140 <sub>16</sub>	Group 2 Waveform Generation Register 0 (G2PO0)	261	0170 <sub>16</sub>	Group 2 IEBus Address Register (IEAR)	308		
0141 <sub>16</sub>			0171 <sub>16</sub>				
0142 <sub>16</sub>	Group 2 Waveform Generation Register 1 (G2PO1)		0172 <sub>16</sub>	Group 2 IEBus Control Register (IECR)	309		
0143 <sub>16</sub>			0173 <sub>16</sub>	Group 2 IEBus Transmit Interrupt Cause Detect Register (IETIF)			
0144 <sub>16</sub>	Group 2 Waveform Generation Register 2 (G2PO2)		0174 <sub>16</sub>	Group 2 IEBus Receive Interrupt Cause Detect Register (IERIF)			
0145 <sub>16</sub>			0175 <sub>16</sub>				
0146 <sub>16</sub>	Group 2 Waveform Generation Register 3 (G2PO3)		0176 <sub>16</sub>				
0147 <sub>16</sub>			0177 <sub>16</sub>				
0148 <sub>16</sub>	Group 2 Waveform Generation Register 4 (G2PO4)		0178 <sub>16</sub>	Input Function Select Register (IPS)	383		
0149 <sub>16</sub>			0179 <sub>16</sub>				
014A <sub>16</sub>	Group 2 Waveform Generation Register 5 (G2PO5)		017A <sub>16</sub>	Group 3 SI/O Communication Mode Register (G3MR)	318		
014B <sub>16</sub>			017B <sub>16</sub>	Group 3 SI/O Communication Control Register (G3CR)			
014C <sub>16</sub>	Group 2 Waveform Generation Register 6 (G2PO6)		017C <sub>16</sub>	Group 3 SI/O Transmit Buffer Register (G3TB)	317		
014D <sub>16</sub>			017D <sub>16</sub>				
014E <sub>16</sub>	Group 2 Waveform Generation Register 7 (G2PO7)		017E <sub>16</sub>	Group 3 SI/O Receive Buffer Register (G3RB)			
014F <sub>16</sub>			017F <sub>16</sub>				

Blank spaces are reserved. No access is allowed.

## Quick Reference by Address

Address	Register	Page	Address	Register	Page	
0180 <sub>16</sub> 0181 <sub>16</sub>	Group 3 Waveform Generation Register 0 (G3PO0)	261	01B0 <sub>16</sub> 01B1 <sub>16</sub>			
0182 <sub>16</sub> 0183 <sub>16</sub>	Group 3 Waveform Generation Register 1 (G3PO1)		01B2 <sub>16</sub> 01B3 <sub>16</sub>			
0184 <sub>16</sub> 0185 <sub>16</sub>	Group 3 Waveform Generation Register 2 (G3PO2)		01B4 <sub>16</sub> 01B5 <sub>16</sub>			
0186 <sub>16</sub> 0187 <sub>16</sub>	Group 3 Waveform Generation Register 3 (G3PO3)		01B6 <sub>16</sub> 01B7 <sub>16</sub>			
0188 <sub>16</sub> 0189 <sub>16</sub>	Group 3 Waveform Generation Register 4 (G3PO4)		01B8 <sub>16</sub> 01B9 <sub>16</sub>			
018A <sub>16</sub> 018B <sub>16</sub>	Group 3 Waveform Generation Register 5 (G3PO5)		01BA <sub>16</sub> 01BB <sub>16</sub>			
018C <sub>16</sub> 018D <sub>16</sub>	Group 3 Waveform Generation Register 6 (G3PO6)		01BC <sub>16</sub> 01BD <sub>16</sub>			
018E <sub>16</sub> 018F <sub>16</sub>	Group 3 Waveform Generation Register 7 (G3PO7)		01BE <sub>16</sub> 01BF <sub>16</sub>			
0190 <sub>16</sub> 0191 <sub>16</sub>	Group 3 Waveform Generation Control Register 0 (G3POCR0)		01C0 <sub>16</sub> 01C1 <sub>16</sub>	A/D1 Register 0 (AD10)		233
0192 <sub>16</sub> 0193 <sub>16</sub>	Group 3 Waveform Generation Control Register 1 (G3POCR1)		01C2 <sub>16</sub> 01C3 <sub>16</sub>	A/D1 Register 1 (AD11)		
0194 <sub>16</sub> 0195 <sub>16</sub>	Group 3 Waveform Generation Control Register 2 (G3POCR2)	01C4 <sub>16</sub> 01C5 <sub>16</sub>	A/D1 Register 2 (AD12)			
0196 <sub>16</sub> 0197 <sub>16</sub>	Group 3 Waveform Generation Control Register 3 (G3POCR3)	01C6 <sub>16</sub> 01C7 <sub>16</sub>	A/D1 Register 3 (AD13)			
0198 <sub>16</sub> 0199 <sub>16</sub>	Group 3 Waveform Generation Control Register 4 (G3POCR4)	01C8 <sub>16</sub> 01C9 <sub>16</sub>	A/D1 Register 4 (AD14)			
019A <sub>16</sub> 019B <sub>16</sub>	Group 3 Waveform Generation Control Register 5 (G3POCR5)	01CA <sub>16</sub> 01CB <sub>16</sub>	A/D1 Register 5 (AD15)			
019C <sub>16</sub> 019D <sub>16</sub>	Group 3 Waveform Generation Control Register 6 (G3POCR6)	01CC <sub>16</sub> 01CD <sub>16</sub>	A/D1 Register 6 (AD16)			
019E <sub>16</sub> 019F <sub>16</sub>	Group 3 Waveform Generation Control Register 7 (G3POCR7)	01CE <sub>16</sub> 01CF <sub>16</sub>	A/D1 Register 7 (AD17)			
01A0 <sub>16</sub> 01A1 <sub>16</sub>	Group 3 Waveform Generation Mask Register 4 (G3MK4)	01D0 <sub>16</sub> 01D1 <sub>16</sub>				
01A2 <sub>16</sub> 01A3 <sub>16</sub>	Group 3 Waveform Generation Mask Register 5 (G3MK5)	01D2 <sub>16</sub> 01D3 <sub>16</sub>				
01A4 <sub>16</sub> 01A5 <sub>16</sub>	Group 3 Waveform Generation Mask Register 6 (G3MK6)	01D4 <sub>16</sub> 01D5 <sub>16</sub>	A/D1 Control Register 2 (AD1CON2)	233		
01A6 <sub>16</sub> 01A7 <sub>16</sub>	Group 3 Waveform Generation Mask Register 7 (G3MK7)	01D6 <sub>16</sub> 01D7 <sub>16</sub>				
01A8 <sub>16</sub> 01A9 <sub>16</sub>	Group 3 Base Timer Register (G3BT)	01D8 <sub>16</sub> 01D9 <sub>16</sub>	A/D1 Control Register 0 (AD1CON0)	231		
01AA <sub>16</sub> 01AB <sub>16</sub>	Group 3 Base Timer Control Register 0 (G3BCR0)	01DA <sub>16</sub> 01DB <sub>16</sub>	A/D1 Control Register 1 (AD1CON1)	232		
01AC <sub>16</sub> 01AD <sub>16</sub>	Group 3 Base Timer Control Register 1 (G3BCR1)	01DC <sub>16</sub> 01DD <sub>16</sub>				
01AE <sub>16</sub> 01AF <sub>16</sub>		01DE <sub>16</sub> 01DF <sub>16</sub>				

Blank spaces are reserved. No access is allowed.

## Quick Reference by Address

Address	Register	Page	Address	Register	Page
01E0 <sub>16</sub>	CAN0 Message Slot Buffer 0 Standard ID0 (C0SLOT0_0)	350	0210 <sub>16</sub>	CAN0 Slot Interrupt Mask Register (C0SIMKR)	340
01E1 <sub>16</sub>	CAN0 Message Slot Buffer 0 Standard ID1 (C0SLOT0_1)		0211 <sub>16</sub>		
01E2 <sub>16</sub>	CAN0 Message Slot Buffer 0 Extended ID0 (C0SLOT0_2)	351	0212 <sub>16</sub>		
01E3 <sub>16</sub>	CAN0 Message Slot Buffer 0 Extended ID1 (C0SLOT0_3)		0213 <sub>16</sub>		
01E4 <sub>16</sub>	CAN0 Message Slot Buffer 0 Extended ID2 (C0SLOT0_4)	352	0214 <sub>16</sub>	CAN0 Error Interrupt Mask Register (C0EIMKR)	341
01E5 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data Length Code (C0SLOT0_5)		0215 <sub>16</sub>	CAN0 Error Interrupt Status Register (C0EISTR)	342
01E6 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 0 (C0SLOT0_6)	353	0216 <sub>16</sub>		
01E7 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 1 (C0SLOT0_7)		0217 <sub>16</sub>	CAN0 Baud Rate Prescaler (C0BPR)	337
01E8 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 2 (C0SLOT0_8)		0218 <sub>16</sub>		
01E9 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 3 (C0SLOT0_9)		0219 <sub>16</sub>		
01EA <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 4 (C0SLOT0_10)		021A <sub>16</sub>		
01EB <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 5 (C0SLOT0_11)		021B <sub>16</sub>		
01EC <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 6 (C0SLOT0_12)		021C <sub>16</sub>		
01ED <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 7 (C0SLOT0_13)		021D <sub>16</sub>		
01EE <sub>16</sub>	CAN0 Message Slot Buffer 0 Time Stamp High-Order (C0SLOT0_14)		021E <sub>16</sub>		
01EF <sub>16</sub>	CAN0 Message Slot Buffer 0 Time Stamp Low-Order (C0SLOT0_15)		021F <sub>16</sub>		
01F0 <sub>16</sub>	CAN0 Message Slot Buffer 1 Standard ID0 (C0SLOT1_0)	350	0220 <sub>16</sub>		
01F1 <sub>16</sub>	CAN0 Message Slot Buffer 1 Standard ID1 (C0SLOT1_1)	351	0221 <sub>16</sub>		
01F2 <sub>16</sub>	CAN0 Message Slot Buffer 1 Extended ID0 (C0SLOT1_2)		0222 <sub>16</sub>		
01F3 <sub>16</sub>	CAN0 Message Slot Buffer 1 Extended ID1 (C0SLOT1_3)	352	0223 <sub>16</sub>		
01F4 <sub>16</sub>	CAN0 Message Slot Buffer 1 Extended ID2 (C0SLOT1_4)		0224 <sub>16</sub>		
01F5 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data Length Code (C0SLOT1_5)	353	0225 <sub>16</sub>		
01F6 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 0 (C0SLOT1_6)		0226 <sub>16</sub>		
01F7 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 1 (C0SLOT1_7)		0227 <sub>16</sub>		
01F8 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 2 (C0SLOT1_8)		0228 <sub>16</sub>	CAN0 Global Mask Register Standard ID0 (C0GMR0)	343
01F9 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 3 (C0SLOT1_9)		0229 <sub>16</sub>	CAN0 Global Mask Register Standard ID1 (C0GMR1)	344
01FA <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 4 (C0SLOT1_10)		022A <sub>16</sub>	CAN0 Global Mask Register Extended ID0 (C0GMR2)	344
01FB <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 5 (C0SLOT1_11)		022B <sub>16</sub>	CAN0 Global Mask Register Extended ID1 (C0GMR3)	345
01FC <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 6 (C0SLOT1_12)		022C <sub>16</sub>	CAN0 Global Mask Register Extended ID2 (C0GMR4)	345
01FD <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 7 (C0SLOT1_13)		022D <sub>16</sub>		
01FE <sub>16</sub>	CAN0 Message Slot Buffer 1 Time Stamp High-Order (C0SLOT1_14)		022E <sub>16</sub>		
01FF <sub>16</sub>	CAN0 Message Slot Buffer 1 Time Stamp Low-Order (C0SLOT1_15)		022F <sub>16</sub>		
0200 <sub>16</sub>	CAN0 Control Register0 (C0CTRL0)	326	0230 <sub>16</sub>	CAN0 Message Slot 0 Control Register (C0MCTL0)/ CAN0 Local Mask Register A Standard ID0 (C0LMAR0)	346/ 343
0201 <sub>16</sub>					
0202 <sub>16</sub>	CAN0 Status Register (C0STR)	331	0231 <sub>16</sub>	CAN0 Message Slot 1 Control Register (C0MCTL1)/ CAN0 Local Mask Register A Standard ID1 (C0LMAR1)	346/ 344
0203 <sub>16</sub>					
0204 <sub>16</sub>	CAN0 Extended ID Register (C0IDR)	333	0232 <sub>16</sub>	CAN0 Message Slot 2 Control Register (C0MCTL2)/ CAN0 Local Mask Register A Extended ID0 (C0LMAR2)	346/ 344
0205 <sub>16</sub>					
0206 <sub>16</sub>	CAN0 Configuration Register (C0CONR)	334	0233 <sub>16</sub>	CAN0 Message Slot 3 Control Register (C0MCTL3)/ CAN0 Local Mask Register A Extended ID1 (C0LMAR3)	346/ 345
0207 <sub>16</sub>					
0208 <sub>16</sub>	CAN0 Time Stamp Register (C0TSR)	336	0234 <sub>16</sub>	CAN0 Message Slot 4 Control Register (C0MCTL4)/ CAN0 Local Mask Register A Extended ID2 (C0LMAR4)	346/ 345
0209 <sub>16</sub>					
020A <sub>16</sub>	CAN0 Transmit Error Count Register (C0TEC)	337	0235 <sub>16</sub>	CAN0 Message Slot 5 Control Register (C0MCTL5)	346
020B <sub>16</sub>	CAN0 Receive Error Count Register (C0REC)		0236 <sub>16</sub>	CAN0 Message Slot 6 Control Register (C0MCTL6)	
020C <sub>16</sub>	CAN0 Slot Interrupt Status Register (C0SISTR)	338	0237 <sub>16</sub>	CAN0 Message Slot 7 Control Register (C0MCTL7)	346/ 343
020D <sub>16</sub>			0238 <sub>16</sub>	CAN0 Message Slot 8 Control Register (C0MCTL8)/ CAN0 Local Mask Register B Standard ID0 (C0LMBR0)	
020E <sub>16</sub>					
020F <sub>16</sub>					

Blank spaces are reserved. No access is allowed.

## Quick Reference by Address

Address	Register	Page	Address	Register	Page
0239 <sub>16</sub>	CAN0 Message Slot 9 Control Register (C0MCTL9)/ CAN0 Local Mask Register B Standard ID1 (C0LMBR1)	346/ 344	02C0 <sub>16</sub> 02C1 <sub>16</sub>	X0 Register Y0 Register (X0R,Y0R)	245
023A <sub>16</sub>	CAN0 Message Slot 10 Control Register (C0MCTL10)/ CAN0 Local Mask Register B Extended ID0 (C0LMBR2)	346/ 344	02C2 <sub>16</sub> 02C3 <sub>16</sub>	X1 Register Y1 Register (X1R,Y1R)	
023B <sub>16</sub>	CAN0 Message Slot 11 Control Register (C0MCTL11)/ CAN0 Local Mask Register B Extended ID1 (C0LMBR3)	346/ 345	02C4 <sub>16</sub> 02C5 <sub>16</sub>	X2 Register Y2 Register (X2R,Y2R)	
023C <sub>16</sub>	CAN0 Message Slot 12 Control Register (C0MCTL12)/ CAN0 Local Mask Register B Extended ID2 (C0LMBR4)	346/ 345	02C6 <sub>16</sub> 02C7 <sub>16</sub>	X3 Register Y3 Register (X3R,Y3R)	
023D <sub>16</sub>	CAN0 Message Slot 13 Control Register (C0MCTL13)	346	02C8 <sub>16</sub> 02C9 <sub>16</sub>	X4 Register Y4 Register (X4R,Y4R)	
023E <sub>16</sub>	CAN0 Message Slot 14 Control Register (C0MCTL14)		02CA <sub>16</sub> 02CB <sub>16</sub>	X5 Register Y5 Register (X5R,Y5R)	
023F <sub>16</sub>	CAN0 Message Slot 15 Control Register (C0MCTL15)		02CC <sub>16</sub> 02CD <sub>16</sub>	X6 Register Y6 Register (X6R,Y6R)	
0240 <sub>16</sub>	CAN0 Slot Buffer Select Register (C0SBS)	349	02CE <sub>16</sub> 02CF <sub>16</sub>	X7 Register Y7 Register (X7R,Y7R)	
0241 <sub>16</sub>	CAN0 Control Register 1 (C0CTLR1)	329	02D0 <sub>16</sub> 02D1 <sub>16</sub>	X8 Register Y8 Register (X8R,Y8R)	
0242 <sub>16</sub>	CAN0 Sleep Control Register (C0SLPR)	330	02D2 <sub>16</sub> 02D3 <sub>16</sub>	X9 Register Y9 Register (X9R,Y9R)	
0243 <sub>16</sub>		354	02D4 <sub>16</sub> 02D5 <sub>16</sub>	X10 Register Y10 Register (X10R,Y10R)	
0244 <sub>16</sub>	CAN0 Acceptance Filter Support Register (C0AFS)		02D6 <sub>16</sub> 02D7 <sub>16</sub>	X11 Register Y11 Register (X11R,Y11R)	
0245 <sub>16</sub>			02D8 <sub>16</sub> 02D9 <sub>16</sub>	X12 Register Y12 Register (X12R,Y12R)	
			02DA <sub>16</sub> 02DB <sub>16</sub>	X13 Register Y13 Register (X13R,Y13R)	
			02DC <sub>16</sub> 02DD <sub>16</sub>	X14 Register Y14 Register (X14R,Y14R)	
			02DE <sub>16</sub> 02DF <sub>16</sub>	X15 Register Y15 Register (X15R,Y15R)	
			02E0 <sub>16</sub>	XY Control Register (XYC)	245
			02E1 <sub>16</sub>		
			02E2 <sub>16</sub>		
			02E3 <sub>16</sub>		
			02E4 <sub>16</sub>	UART1 Special Mode Register 4 (U1SMR4)	181
			02E5 <sub>16</sub>	UART1 Special Mode Register 3 (U1SMR3)	180
			02E6 <sub>16</sub>	UART1 Special Mode Register 2 (U1SMR2)	179
			02E7 <sub>16</sub>	UART1 Special Mode Register (U1SMR)	178
			02E8 <sub>16</sub>	UART1 Transmit/Receive Mode Register (U1MR)	176
			02E9 <sub>16</sub>	UART1 Baud Rate Register (U1BRG)	
			02EA <sub>16</sub> 02EB <sub>16</sub>	UART1 Transmit Buffer Register (U1TB)	175
			02EC <sub>16</sub>	UART1 Transmit/Receive Control Register 0 (U1C0)	177
			02ED <sub>16</sub>	UART1 Transmit/Receive Control Register 1 (U1C1)	178
			02EE <sub>16</sub> 02EF <sub>16</sub>	UART1 Receive Buffer Register (U1RB)	175

Blank spaces are reserved. No access is allowed.

## Quick Reference by Address

Address	Register	Page	
02F0 <sub>16</sub>			
02F1 <sub>16</sub>			
02F2 <sub>16</sub>			
02F3 <sub>16</sub>			
02F4 <sub>16</sub>	UART4 Special Mode Register 4 (U4SMR4)	181	
02F5 <sub>16</sub>	UART4 Special Mode Register 3 (U4SMR3)	180	
02F6 <sub>16</sub>	UART4 Special Mode Register 2 (U4SMR2)	179	
02F7 <sub>16</sub>	UART4 Special Mode Register (U4SMR)	178	
02F8 <sub>16</sub>	UART4 Transmit/Receive Mode Register (U4MR)	176	
02F9 <sub>16</sub>	UART4 Baud Rate Register (U4BRG)		
02FA <sub>16</sub> 02FB <sub>16</sub>	UART4 Transmit Buffer Register (U4TB)	175	
02FC <sub>16</sub>	UART4 Transmit/Receive Control Register 0 (U4C0)	177	
02FD <sub>16</sub>	UART4 Transmit/Receive Control Register 1 (U4C1)	178	
02FE <sub>16</sub> 02FF <sub>16</sub>	UART4 Receive Buffer Register (U4RB)	175	
0300 <sub>16</sub>	Timer B3,B4,B5 Count Start Flag (TBSR)	155	
0301 <sub>16</sub>			
0302 <sub>16</sub> 0303 <sub>16</sub>	Timer A1-1 Register (TA11)	168	
0304 <sub>16</sub> 0305 <sub>16</sub>	Timer A2-1 Register (TA21)		
0306 <sub>16</sub> 0307 <sub>16</sub>	Timer A4-1 Register (TA41)		
0308 <sub>16</sub>	Three-Phase PWM Control Register 0 (INVC0)		165
0309 <sub>16</sub>	Three-Phase PWM Control Register 1 (INVC1)		166
030A <sub>16</sub>	Three-Phase Output Buffer Register 0 (IDB0)		167
030B <sub>16</sub>	Three-Phase Output Buffer Register 1 (IDB1)		
030C <sub>16</sub>	Dead Time Timer (DTT)		
030D <sub>16</sub>	Timer B2 Interrupt Generation Frequency Set Counter (ICTB2)	168	
030E <sub>16</sub>			
030F <sub>16</sub>			
0310 <sub>16</sub> 0311 <sub>16</sub>	Timer B3 Register (TB3)	153	
0312 <sub>16</sub> 0313 <sub>16</sub>	Timer B4 Register (TB4)		
0314 <sub>16</sub> 0315 <sub>16</sub>	Timer B5 Register (TB5)		
0316 <sub>16</sub>			
0317 <sub>16</sub>			
0318 <sub>16</sub>			
0319 <sub>16</sub>			
031A <sub>16</sub>			
031B <sub>16</sub>	Timer B3 Mode Register (TB3MR)	154	
031C <sub>16</sub>	Timer B4 Mode Register (TB4MR)		
031D <sub>16</sub>	Timer B5 Mode Register (TB5MR)		
031E <sub>16</sub>			
031F <sub>16</sub>	External Interrupt Cause Select Register (IFSR)	106	

Address	Register	Page
0320 <sub>16</sub>		
0321 <sub>16</sub>		
0322 <sub>16</sub>		
0323 <sub>16</sub>		
0324 <sub>16</sub>	UART3 Special Mode Register 4 (U3SMR4)	181
0325 <sub>16</sub>	UART3 Special Mode Register 3 (U3SMR3)	180
0326 <sub>16</sub>	UART3 Special Mode Register 2 (U3SMR2)	179
0327 <sub>16</sub>	UART3 Special Mode Register (U3SMR)	178
0328 <sub>16</sub>	UART3 Transmit/Receive Mode Register (U3MR)	176
0329 <sub>16</sub>	UART3 Baud Rate Register (U3BRG)	
032A <sub>16</sub> 032B <sub>16</sub>	UART3 Transmit Buffer Register (U3TB)	175
032C <sub>16</sub>	UART3 Transmit/Receive Control Register 0 (U3C0)	177
032D <sub>16</sub>	UART3 Transmit/Receive Control Register 1 (U3C1)	178
032E <sub>16</sub> 032F <sub>16</sub>	UART3 Receive Buffer Register (U3RB)	175
0330 <sub>16</sub>		
0331 <sub>16</sub>		
0332 <sub>16</sub>		
0333 <sub>16</sub>		
0334 <sub>16</sub>	UART2 Special Mode Register 4 (U2SMR4)	181
0335 <sub>16</sub>	UART2 Special Mode Register 3 (U2SMR3)	180
0336 <sub>16</sub>	UART2 Special Mode Register 2 (U2SMR2)	179
0337 <sub>16</sub>	UART2 Special Mode Register (U2SMR)	178
0338 <sub>16</sub>	UART2 Transmit/Receive Mode Register (U2MR)	176
0339 <sub>16</sub>	UART2 Baud Rate Register (U2BRG)	
033A <sub>16</sub> 033B <sub>16</sub>	UART2 Transmit Buffer Register (U2TB)	175
033C <sub>16</sub>	UART2 Transmit/Receive Control Register 0 (U2C0)	177
033D <sub>16</sub>	UART2 Transmit/Receive Control Register 1 (U2C1)	178
033E <sub>16</sub> 033F <sub>16</sub>	UART2 Receive Buffer Register (U2RB)	175
0340 <sub>16</sub>	Count Start Flag (TABSR)	138
0341 <sub>16</sub>	Clock Prescaler Reset Flag (CPSRF)	73
0342 <sub>16</sub>	One-Shot Start Flag (ONSF)	139
0343 <sub>16</sub>	Trigger Select Register (TRGSR)	140
0344 <sub>16</sub>	Up-Down Flag (UDF)	139
0345 <sub>16</sub>		
0346 <sub>16</sub> 0347 <sub>16</sub>	Timer A0 Register (TA0)	137
0348 <sub>16</sub> 0349 <sub>16</sub>	Timer A1 Register (TA1)	
034A <sub>16</sub> 034B <sub>16</sub>	Timer A2 Register (TA2)	
034C <sub>16</sub> 034D <sub>16</sub>	Timer A3 Register (TA3)	
034E <sub>16</sub> 034F <sub>16</sub>	Timer A4 Register (TA4)	

Blank spaces are reserved. No access is allowed.

## Quick Reference by Address

Address	Register	Page
0350 <sub>16</sub> 0351 <sub>16</sub>	Timer B0 Register (TB0)	153
0352 <sub>16</sub> 0353 <sub>16</sub>	Timer B1 Register (TB1)	
0354 <sub>16</sub> 0355 <sub>16</sub>	Timer B2 Register (TB2)	
0356 <sub>16</sub> 0357 <sub>16</sub> 0358 <sub>16</sub> 0359 <sub>16</sub> 035A <sub>16</sub> 035B <sub>16</sub>	Timer A0 Mode Register (TA0MR) Timer A1 Mode Register (TA1MR) Timer A2 Mode Register (TA2MR) Timer A3 Mode Register (TA3MR) Timer A4 Mode Register (TA4MR) Timer B0 Mode Register (TB0MR)	138
035C <sub>16</sub> 035D <sub>16</sub>	Timer B1 Mode Register (TB1MR) Timer B2 Mode Register (TB2MR)	
035E <sub>16</sub> 035F <sub>16</sub>	Timer B2 Special Mode Register (TB2SC) Count Source Prescaler Register (TCSPPR)	
0360 <sub>16</sub> 0361 <sub>16</sub> 0362 <sub>16</sub> 0363 <sub>16</sub>		154
0364 <sub>16</sub> 0365 <sub>16</sub> 0366 <sub>16</sub> 0367 <sub>16</sub> 0368 <sub>16</sub> 0369 <sub>16</sub>	UART0 Special Mode Register 4 (U0SMR4) UART0 Special Mode Register 3 (U0SMR3) UART0 Special Mode Register 2 (U0SMR2) UART0 Special Mode Register (U0SMR) UART0 Transmit/Receive Mode Register (U0MR) UART0 Baud Rate Register (U0BRG)	
036A <sub>16</sub> 036B <sub>16</sub>	UART0 Transmit Buffer Register (U0TB)	
036C <sub>16</sub> 036D <sub>16</sub> 036E <sub>16</sub> 036F <sub>16</sub>	UART0 Transmit/Receive Control Register 0 (U0C0) UART0 Transmit/Receive Control Register 1 (U0C1) UART0 Receive Buffer Register (U0RB)	175
0370 <sub>16</sub> 0371 <sub>16</sub> 0372 <sub>16</sub> 0373 <sub>16</sub> 0374 <sub>16</sub> 0375 <sub>16</sub>		
0376 <sub>16</sub> 0377 <sub>16</sub>	PLL Control Register 0 (PLC0) PLL Control Register 1 (PLC1)	
0378 <sub>16</sub> 0379 <sub>16</sub> 037A <sub>16</sub> 037B <sub>16</sub>	DMA0 Cause Select Register (DM0SL) DMA1 Cause Select Register (DM1SL) DMA2 Cause Select Register (DM2SL) DMA3 Cause Select Register (DM3SL)	117
037C <sub>16</sub> 037D <sub>16</sub> 037E <sub>16</sub> 037F <sub>16</sub>	CRC Data Register (CRCD) CRC Input Register (CRCIN)	

Address	Register	Page
0380 <sub>16</sub> 0381 <sub>16</sub> 0382 <sub>16</sub> 0383 <sub>16</sub> 0384 <sub>16</sub> 0385 <sub>16</sub> 0386 <sub>16</sub> 0387 <sub>16</sub> 0388 <sub>16</sub> 0389 <sub>16</sub> 038A <sub>16</sub> 038B <sub>16</sub> 038C <sub>16</sub> 038D <sub>16</sub> 038E <sub>16</sub> 038F <sub>16</sub>	A/D0 Register0 (AD00) A/D0 Register1 (AD01) A/D0 Register2 (AD02) A/D0 Register3 (AD03) A/D0 Register4 (AD04) A/D0 Register5 (AD05) A/D0 Register6 (AD06) A/D0 Register7 (AD07)	230
0390 <sub>16</sub> 0391 <sub>16</sub> 0392 <sub>16</sub> 0393 <sub>16</sub>		
0394 <sub>16</sub> 0395 <sub>16</sub> 0396 <sub>16</sub> 0397 <sub>16</sub> 0398 <sub>16</sub> 0399 <sub>16</sub> 039A <sub>16</sub> 039B <sub>16</sub> 039C <sub>16</sub> 039D <sub>16</sub> 039E <sub>16</sub> 039F <sub>16</sub>	A/D0 Control Register 2 (AD0CON2) A/D0 Control Register 0 (AD0CON0) A/D0 Control Register 1 (AD0CON1) D/A Register 0 (DA0) D/A Register 1 (DA1) D/A Control Register (DACON)	

Blank spaces are reserved. No access is allowed.

## Quick Reference by Address

Address	Register	Page	Address	Register	Page
03A0 <sub>16</sub>	Function Select Register A8 (PS8)	376	03D0 <sub>16</sub>	Port P14 Register (P14)	372
03A1 <sub>16</sub>	Function Select Register A9 (PS9)	377	03D1 <sub>16</sub>	Port P15 Register (P15)	
03A2 <sub>16</sub>			03D2 <sub>16</sub>	Port P14 Direction Register (PD14)	371
03A3 <sub>16</sub>			03D3 <sub>16</sub>	Port P15 Direction Register (PD15)	
03A4 <sub>16</sub>			03D4 <sub>16</sub>		
03A5 <sub>16</sub>			03D5 <sub>16</sub>		
03A6 <sub>16</sub>			03D6 <sub>16</sub>		
03A7 <sub>16</sub>			03D7 <sub>16</sub>		
03A8 <sub>16</sub>			03D8 <sub>16</sub>		
03A9 <sub>16</sub>			03D9 <sub>16</sub>		
03AA <sub>16</sub>			03DA <sub>16</sub>	Pull-Up Control Register 2 (PUR2)	381
03AB <sub>16</sub>			03DB <sub>16</sub>	Pull-Up Control Register 3 (PUR3)	382
03AC <sub>16</sub>			03DC <sub>16</sub>	Pull-Up Control Register 4 (PUR4)	
03AD <sub>16</sub>			03DD <sub>16</sub>		
03AE <sub>16</sub>			03DE <sub>16</sub>		
03AF <sub>16</sub>	Function Select Register C (PSC)	380	03DF <sub>16</sub>		
03B0 <sub>16</sub>	Function Select Register A0 (PS0)	373	03E0 <sub>16</sub>	Port P14 Register (P0)	372
03B1 <sub>16</sub>	Function Select Register A1 (PS1)		03E1 <sub>16</sub>	Port P14 Register (P1)	
03B2 <sub>16</sub>	Function Select Register B0 (PSL0)	378	03E2 <sub>16</sub>	Port P14 Direction Register (PD0)	371
03B3 <sub>16</sub>	Function Select Register B1 (PSL1)		03E3 <sub>16</sub>	Port P14 Direction Register (PD1)	
03B4 <sub>16</sub>	Function Select Register A2 (PS2)	374	03E4 <sub>16</sub>	Port P14 Register (P2)	372
03B5 <sub>16</sub>	Function Select Register A3 (PS3)		03E5 <sub>16</sub>	Port P14 Register (P3)	
03B6 <sub>16</sub>	Function Select Register B2 (PSL2)	379	03E6 <sub>16</sub>	Port P14 Direction Register (PD2)	371
03B7 <sub>16</sub>	Function Select Register B3 (PSL3)		03E7 <sub>16</sub>	Port P14 Direction Register (PD3)	
03B8 <sub>16</sub>			03E8 <sub>16</sub>	Port P14 Register (P4)	372
03B9 <sub>16</sub>	Function Select Register A5 (PS5)	375	03E9 <sub>16</sub>	Port P14 Register (P5)	
03BA <sub>16</sub>			03EA <sub>16</sub>	Port P14 Direction Register (PD4)	371
03BB <sub>16</sub>			03EB <sub>16</sub>	Port P14 Direction Register (PD5)	
03BC <sub>16</sub>	Function Select Register A6 (PS6)	375	03EC <sub>16</sub>		
03BD <sub>16</sub>	Function Select Register A7 (PS7)	376	03ED <sub>16</sub>		
03BE <sub>16</sub>			03EE <sub>16</sub>		
03BF <sub>16</sub>			03EF <sub>16</sub>		
03C0 <sub>16</sub>	Port P6 Register (P6)	372	03F0 <sub>16</sub>	Pull-Up Control Register 0 (PUR0)	381
03C1 <sub>16</sub>	Port P7 Register (P7)		03F1 <sub>16</sub>	Pull-Up Control Register 1 (PUR1)	
03C2 <sub>16</sub>	Port P6 Direction Register (PD6)	371	03F2 <sub>16</sub>		
03C3 <sub>16</sub>	Port P7 Direction Register (PD7)		03F3 <sub>16</sub>		
03C4 <sub>16</sub>	Port P8 Register (P8)	372	03F4 <sub>16</sub>		
03C5 <sub>16</sub>	Port P9 Register (P9)		03F5 <sub>16</sub>		
03C6 <sub>16</sub>	Port P8 Direction Register (PD8)	371	03F6 <sub>16</sub>		
03C7 <sub>16</sub>	Port P9 Direction Register (PD9)		03F7 <sub>16</sub>		
03C8 <sub>16</sub>	Port P10 Register (P10)	372	03F8 <sub>16</sub>		
03C9 <sub>16</sub>	Port P11 Register (P11)		03F9 <sub>16</sub>		
03CA <sub>16</sub>	Port P10 Direction Register (PD10)	371	03FA <sub>16</sub>		
03CB <sub>16</sub>	Port P11 Direction Register (PD11)		03FB <sub>16</sub>		
03CC <sub>16</sub>	Port P12 Register (P12)	372	03FC <sub>16</sub>		
03CD <sub>16</sub>	Port P13 Register (P13)		03FD <sub>16</sub>		
03CE <sub>16</sub>	Port P12 Direction Register (PD12)	371	03FE <sub>16</sub>		
03CF <sub>16</sub>	Port P13 Direction Register (PD13)		03FF <sub>16</sub>	Port Control Register (PCR)	383

Blank spaces are reserved. No access is allowed.

---

## M32C/83 Group

SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER

---

### 1. Overview

The M32C/83 group microcomputer is a single-chip control unit that utilizes high-performance silicon gate CMOS technology with the M32C/80 series CPU core. The M32C/83 group is available in 144-pin and 100-pin plastic molded LQFP/QFP packages.

With 16-Mbyte address space, this microcomputer combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

It incorporates a multiplier and DMAC adequate for office automation, communication devices and industrial equipments, and other high-speed processing applications.

#### 1.1 Applications

Audio, cameras, office equipment, communications equipment, portable equipment, etc.



## 1.2 Performance Outline

Tables 1.1 and 1.2 list performance outlines of the M32C/83 group.

**Table 1.1 M32C/83 Group Performance (144-Pin Package)**

Item		Performance
CPU	Basic Instructions	108 instructions
	Shortest Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc=4.2 V to 5.5 V) <sup>(3)</sup> 50 ns (f(BCLK)=20 MHz, Vcc=3.0 V to 5.5 V)
	Operation Mode	Single-chip mode, Memory expansion mode and Microprocessor mode
	Address Space	16 Mbytes
	Memory Capacity	See Table 1.3.
Peripheral Function	I/O Port	123 I/O pins and 1 input pin
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit
	Intelligent I/O	Time measurement function: 16 bits x 12 channels Waveform generating function: 16 bits x 28 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing, Clock synchronous variable length serial I/O, IEBus <sup>(1)</sup> , 8-bit or 16-bit clock synchronous serial I/O)
	Serial I/O	5 channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>
	CAN Module	1 channel Supporting CAN 2.0B specification
	A/D Converter	10-bit A/D converter: 2 circuits, 34 channels
	D/A Converter	8 bits x 2 channels
	DMAC	4 channels
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions
	DRAMC	CAS-before-RAS refresh, Self-refresh, EDO, FP
	CRC Calculation Circuit	CRC-CCITT
	XY Converter	16 bits x 16 bits
	Watchdog Timer	15 bits x 1 channel (with prescaler)
	Interrupt	42 internal and 8 external sources, 5 software sources Interrupt priority level: 7
	Clock Generating Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally
	Oscillation Stop Detect Function	Main clock oscillation stop detect function
Electric Characteristics	Supply Voltage	4.2 V to 5.5 V (f(BCLK)=32 MHz) 3.0 V to 5.5 V (f(BCLK)=20 MHz, through VDC) 3.0 V to 3.6 V (f(BCLK)=20 MHz, not through VDC)
	Power Consumption	41 mA (Vcc=5 V, f(BCLK)=32 MHz) 38 mA (Vcc=5 V, f(BCLK)=30 MHz) 26 mA (Vcc=3.3 V, f(BCLK)=20 MHz) 470 $\mu$ A (Vcc=5 V, f(XCIN)=32 kHz, in wait mode) 340 $\mu$ A (Vcc=3.3 V, f(XCIN)=32 kHz, through VDC in wait mode) 5.0 $\mu$ A (Vcc=3.3 V, f(XCIN)=32 kHz, not through VDC in wait mode) 0.4 $\mu$ A (Vcc=5 V, in stop mode) 0.4 $\mu$ A (Vcc=3.3 V, in stop mode)
Flash Memory	Program/Erase Supply Voltage	3.3 V $\pm$ 0.3 V or 5.0 V $\pm$ 0.5 V
	Program and Erase Endurance	100 cycles
Operating Ambient Temperature		-20 to 85°C, -40 to 85°C (optional)
Package		144-pin plastic molded LQFP

**NOTES:**

1. IEBus is a trademark of NEC Electronics Corporation.
2. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
3. Contact Renesas Technology Sales Co., Ltd. when operating frequency exceeding 30MHz is required.

All options are on a request basis.

**Table 1.2 M32C/83 Group Performance (100-Pin Package)**

Item		Performance
CPU	Basic Instructions	108 instructions
	Shortest Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, Vcc=4.2 V to 5.5 V) <sup>(3)</sup> 50 ns (f(BCLK)=20 MHz, Vcc=3.0 V to 5.5 V)
	Operation Mode	Single-chip mode, Memory expansion mode and Microprocessor mode
	Address Space	16 Mbytes
	Memory Capacity	See Table 1.3
Peripheral Function	I/O Port	87 I/O pins and 1 input pin
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit
	Intelligent I/O	Time measurement function: 16 bits x 5 channels Waveform generating function: 16 bits x 10 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing, Clock synchronous variable length serial I/O, IEBus <sup>(1)</sup> )
	Serial I/O	5 channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>
	CAN Module	1 channel Supporting CAN 2.0B specification
	A/D Converter	10-bit A/D converter: 2 circuits, 26 channels
	D/A Converter	8 bits x 2 channels
	DMAC	4 channels
	DMAC II	Can be activated by all peripheral function interrupt factors Immediate transfer, Calculation transfer and Chain transfer functions
	DRAMC	CAS-before-RAS refresh, Self-refresh, EDO, FP
	CRC Calculation Circuit	CRC-CCITT
	XY Converter	16 bits x 16 bits
	Watchdog Timer	15 bits x 1 channel (with prescaler)
	Interrupt	42 internal and 8 external sources, 5 software sources Interrupt priority level: 7
	Clock Generating Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (* )Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally
	Oscillation Stop Detect Function	Main clock oscillation stop detect function
Electric Characteristics	Supply Voltage	4.2 V to 5.5 V (f(BCLK)=32 MHz) 3.0 V to 5.5 V (f(BCLK)=20 MHz, through VDC) 3.0 V to 3.6 V (f(BCLK)=20 MHz, not through VDC)
	Power Consumption	41 mA (Vcc=5 V, f(BCLK)=32 MHz) 38 mA (Vcc=5 V, f(BCLK)=30 MHz) 26 mA (Vcc=3.3 V, f(BCLK)=20 MHz) 470 $\mu$ A (Vcc=5 V, f(XCIN)=32 kHz, in wait mode) 340 $\mu$ A (Vcc=3.3 V, f(XCIN)=32 kHz, through VDC in wait mode) 5.0 $\mu$ A (Vcc=3.3 V, f(XCIN)=32 kHz, not through VDC in wait mode) 0.4 $\mu$ A (Vcc=5 V, f(XCIN)=32 kHz, in stop mode) 0.4 $\mu$ A (Vcc=3.3 V, f(XCIN)=32 kHz, in stop mode)
Flash Memory	Program/Erase Supply Voltage	3.3 V $\pm$ 0.3 V or 5.0 V $\pm$ 0.5 V
	Program and Erase Endurance	100 cycles
Operating Ambient Temperature		-20 to 85°C, -40 to 85°C (optional)
Package		100-pin plastic molded LQFP/QFP

## NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
3. Contact Renesas Technology Sales Co., Ltd. when operating frequency exceeding 30MHz is required.

All options are on a request basis.

### 1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/83 group microcomputer.

The M32C/83 group microcomputer contains ROM and RAM as memory to store instructions and data, CPU to execute calculations and peripheral functions such as interrupt, timer, serial I/O, DMAC, CRC calculation circuit, A/D converter, D/A converter, DRAMC, intelligent I/O and I/O ports.





Figure 1.1 M32C/83 Group Block Diagram

## 1.4 Product Information

Table 1.3 lists product information. Figure 1.2 shows the product numbering system.

**Table 1.3 M32C/83 Group**

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks
M30835FJGP	512K	31K	144P6Q-A	Flash Memory
M30833FJGP			100P6Q-A	
M30833FJFP			100P6S-A	



**Figure 1.2 Product Numbering System**

## 1.5 Pin Assignments

Figures 1.3 to 1.5 show pin assignments (top view).




Figure 1.3 Pin Assignment for 144-Pin Package

Table 1.4 Pin Characteristics for 144-Pin Package

Pin No	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
1		P96			TxD4/SDA4/SRxD4		ANEX1	
2		P95			CLK4		ANEX0	
3		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5		P92		TB2IN	TxD3/SDA3/SRxD3	OUTC20/IEOUT/ISTxD2		
6		P91		TB1IN	RxD3/SCL3/STxD3	IEIN/ISRxD2		
7		P90		TB0IN	CLK3			
8		P146						
9		P145						
10		P144						
11		P143				INPC17/OUTC17		
12		P142				INPC16/OUTC16		
13		P141				OUTC15		
14		P140				OUTC14		
15	BYTE							
16	CNVSS							
17	XCIN/VCONT	P87						
18	XCOUT	P86						
19	RESET							
20	XOUT							
21	VSS							
22	XIN							
23	VCC							
24		P85	NMI					
25		P84	INT2					
26		P83	INT1		CANIN			
27		P82	INT0		CANOUT	OUTC32/ISRxD3		
28		P81		TA4IN/U		OUTC30/ISTxD3		
29		P80		TA4OUT/U		INPC02/ISRxD0/BE0IN		
30		P77		TA3IN	CANIN	INPC01/OUTC01/ISCLK0		
31		P76		TA3OUT	CANOUT	INPC00/OUTC00/ISTxD0/BE0OUT		
32		P75		TA2IN/W		INPC12/OUTC12/ISRxD1/BE1IN		
33		P74		TA2OUT/W		INPC11/OUTC11/ISCLK1		
34		P73		TA1IN/V	CTS2/RTS2/SS2	OUTC10/ISTxD1/BE1OUT		
35		P72		TA1OUT/V	CLK2			
36		P71		TB5IN/TA0IN	RxD2/SCL2/STxD2	OUTC22/ISRxD2/IEIN		
37		P70		TA0OUT	TxD2/SDA2/SRxD2	OUTC20/ISTxD2/IEOUT		
38		P67			TxD1/SDA1/SRxD1			
39	VCC							
40		P66			RxD1/SCL1/STxD1			
41	VSS							
42		P65			CLK1			
43		P64			CTS1/RTS1/SS1	OUTC21/ISCLK2		
44		P63			TxD0/SDA0/SRxD0			
45		P62			RxD0/SCL0/STxD0			
46		P61			CLK0			
47		P60			CTS0/RTS0/SS0			
48		P137				OUTC27		

**Table 1.4 Pin Characteristics for 144-Pin Package (Continued)**

Pin No	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
49		P136				OUTC21/ISCLK2		
50		P135				OUTC22/ISRxD2/IE <sub>IN</sub>		
51		P134				OUTC20/ISTxD2/IE <sub>OUT</sub>		
52		P57						$\overline{\text{RDY}}$
53		P56						ALE/RAS
54		P55						HOLD
55		P54						HLDA/ALE
56		P133				OUTC23		
57	V <sub>SS</sub>							
58		P132				OUTC26		
59	V <sub>CC</sub>							
60		P131				OUTC25		
61		P130				OUTC24		
62		P53						CLK <sub>OUT</sub> /BCLK/ALE
63		P52						RD/DW
64		P51						WRH/BHE/CASH
65		P50						WRL/WR/CASL
66		P127				OUTC37		
67		P126				OUTC36		
68		P125				OUTC35		
69		P47						$\overline{\text{CS0}}/\text{A}_{23}$
70		P46						$\overline{\text{CS1}}/\text{A}_{22}$
71		P45						$\overline{\text{CS2}}/\text{A}_{21}$
72		P44						$\overline{\text{CS3}}/\text{A}_{20}(\text{MA}_{12})$
73		P43						A <sub>19</sub> (MA <sub>11</sub> )
74	V <sub>CC</sub>							
75		P42						A <sub>18</sub> (MA <sub>10</sub> )
76	V <sub>SS</sub>							
77		P41						A <sub>17</sub> (MA <sub>9</sub> )
78		P40						A <sub>16</sub> (MA <sub>8</sub> )
79		P37						A <sub>15</sub> (MA <sub>7</sub> )/(D <sub>15</sub> )
80		P36						A <sub>14</sub> (MA <sub>6</sub> )/(D <sub>14</sub> )
81		P35						A <sub>13</sub> (MA <sub>5</sub> )/(D <sub>13</sub> )
82		P34						A <sub>12</sub> (MA <sub>4</sub> )/(D <sub>12</sub> )
83		P33						A <sub>11</sub> (MA <sub>3</sub> )/(D <sub>11</sub> )
84		P32						A <sub>10</sub> (MA <sub>2</sub> )/(D <sub>10</sub> )
85		P31						A <sub>9</sub> (MA <sub>1</sub> )/(D <sub>9</sub> )
86		P124				OUTC34		
87		P123				OUTC33		
88		P122				OUTC32/ISRxD3		
89		P121				OUTC31/ISCLK3		
90		P120				OUTC30/ISTxD3		
91	V <sub>CC</sub>							
92		P30						A <sub>8</sub> (MA <sub>0</sub> )/(D <sub>8</sub> )
93	V <sub>SS</sub>							
94		P27					AN27	A <sub>7</sub> (D <sub>7</sub> )
95		P26					AN26	A <sub>6</sub> (D <sub>6</sub> )
96		P25					AN25	A <sub>5</sub> (D <sub>5</sub> )

**Table 1.4 Pin Characteristics for 144-Pin Package (Continued)**

Pin No	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
97		P24					AN24	A4(/D4)
98		P23					AN23	A3(/D3)
99		P22					AN22	A2(/D2)
100		P21					AN21	A1(/D1)
101		P20					AN20	A0(/D0)
102		P17	INT5					D15
103		P16	INT4					D14
104		P15	INT3					D13
105		P14						D12
106		P13						D11
107		P12						D10
108		P11						D9
109		P10						D8
110		P07					AN07	D7
111		P06					AN06	D6
112		P05					AN05	D5
113		P04					AN04	D4
114		P114						
115		P113				OUTC13		
116		P112				INPC12/OUTC12/ISRxD1/BE1IN		
117		P111				INPC11/OUTC11/ISCLK1		
118		P110				OUTC10/ISTxD1/BE1OUT		
119		P03					AN03	D3
120		P02					AN02	D2
121		P01					AN01	D1
122		P00					AN00	D0
123		P157				INPC07	AN157	
124		P156				INPC06	AN156	
125		P155				INPC05/OUTC05	AN155	
126		P154				INPC04/OUTC04	AN154	
127		P153				INPC03	AN153	
128		P152				INPC02/ISRxD0/BE0IN	AN152	
129		P151				INPC01/OUTC01/ISCLK0	AN151	
130	Vss							
131		P150				INPC00/OUTC00/ISTxD0/BE0OUT	AN150	
132	Vcc							
133		P107	KI3				AN7	
134		P106	KI2				AN6	
135		P105	KI1				AN5	
136		P104	KI0				AN4	
137		P103					AN3	
138		P102					AN2	
139		P101					AN1	
140	AVss							
141		P100					AN0	
142	VREF							
143	AVcc							
144		P97			RxD4/SCL4/STxD4		ADTRG	






Figure 1.4 Pin Assignment for 100-Pin Package




Figure 1.5 Pin Assignment for 100-Pin Package

**Table 1.5 Pin Characteristics for 100-Pin Package**

Package Pin No		Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
FP	GP								
1	99		P96			TxD4/SDA4/SRxD4		ANEX1	
2	100		P95			CLK4		ANEX0	
3	1		P94		TB4IN	CTS4/RTS4/SS4		DA1	
4	2		P93		TB3IN	CTS3/RTS3/SS3		DA0	
5	3		P92		TB2IN	TxD3/SDA3/SRxD3	OUTC20/IEOUT/ISTxD2		
6	4		P91		TB1IN	RxD3/SCL3/STxD3	IEIN/ISRxD2		
7	5		P90		TB0IN	CLK3			
8	6	BYTE							
9	7	CNVss							
10	8	Xcin/Vcont	P87						
11	9	Xcout	P86						
12	10	RESET							
13	11	Xout							
14	12	Vss							
15	13	Xin							
16	14	Vcc							
17	15		P85	NMI					
18	16		P84	INT2					
19	17		P83	INT1		CANin			
20	18		P82	INT0		CANout	OUTC32/ISRxD3		
21	19		P81		TA4in/U		OUTC30/ISTxD3		
22	20		P80		TA4out/U		INPC02/ISRxD0/BE0in		
23	21		P77		TA3in	CANin	INPC01/OUTC01/ISCLK0		
24	22		P76		TA3out	CANout	INPC00/OUTC00/ISTxD0/BE0out		
25	23		P75		TA2in/W		INPC12/OUTC12/ISRxD1/BE1in		
26	24		P74		TA2out/W		INPC11/OUTC11/ISCLK1		
27	25		P73		TA1in/V	CTS2/RTS2/SS2	OUTC10/ISTxD1/BE1out		
28	26		P72		TA1out/V	CLK2			
29	27		P71		TB5in/TA0in	RxD2/SCL2/STxD2	OUTC22/ISRxD2/IEin		
30	28		P70		TA0out	TxD2/SDA2/SRxD2	OUTC20/ISTxD2/IEout		
31	29		P67			TxD1/SDA1/SRxD1			
32	30		P66			RxD1/SCL1/STxD1			
33	31		P65			CLK1			
34	32		P64			CTS1/RTS1/SS1	OUTC21/ISCLK2		
35	33		P63			TxD0/SDA0/SRxD0			
36	34		P62			RxD0/SCL0/STxD0			
37	35		P61			CLK0			
38	36		P60			CTS0/RTS0/SS0			
39	37		P57						RDY
40	38		P56						ALE/RAS
41	39		P55						HOLD
42	40		P54						HLDA/ALE
43	41		P53						CLKout/BCLK/ALE
44	42		P52						RD/DW
45	43		P51						WRH/BHE/CASH
46	44		P50						WRL/WR/CASL
47	45		P47						CS0/A23
48	46		P46						CS1/A22
49	47		P45						CS2/A21
50	48		P44						CS3/A20(MA12)

**Table 1.5 Pin Characteristics for 100-Pin Package (Continued)**

Package Pin No		Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
FP	GP								
51	49		P4 <sub>3</sub>						A19(MA11)
52	50		P4 <sub>2</sub>						A18(MA10)
53	51		P4 <sub>1</sub>						A17(MA9)
54	52		P4 <sub>0</sub>						A16(MA8)
55	53		P3 <sub>7</sub>						A15(MA7)/(D15)
56	54		P3 <sub>6</sub>						A14(MA6)/(D14)
57	55		P3 <sub>5</sub>						A13(MA5)/(D13)
58	56		P3 <sub>4</sub>						A12(MA4)/(D12)
59	57		P3 <sub>3</sub>						A11(MA3)/(D11)
60	58		P3 <sub>2</sub>						A10(MA2)/(D10)
61	59		P3 <sub>1</sub>						A9(MA1)/(D9)
62	60	V <sub>CC</sub>							
63	61		P3 <sub>0</sub>						A8(MA0)/(D8)
64	62	V <sub>SS</sub>							
65	63		P2 <sub>7</sub>					AN2 <sub>7</sub>	A7(/D7)
66	64		P2 <sub>6</sub>					AN2 <sub>6</sub>	A6(/D6)
67	65		P2 <sub>5</sub>					AN2 <sub>5</sub>	A5(/D5)
68	66		P2 <sub>4</sub>					AN2 <sub>4</sub>	A4(/D4)
69	67		P2 <sub>3</sub>					AN2 <sub>3</sub>	A3(/D3)
70	68		P2 <sub>2</sub>					AN2 <sub>2</sub>	A2(/D2)
71	69		P2 <sub>1</sub>					AN2 <sub>1</sub>	A1(/D1)
72	70		P2 <sub>0</sub>					AN2 <sub>0</sub>	A0(/D0)
73	71		P1 <sub>7</sub>	INT5					D15
74	72		P1 <sub>6</sub>	INT4					D14
75	73		P1 <sub>5</sub>	INT3					D13
76	74		P1 <sub>4</sub>						D12
77	75		P1 <sub>3</sub>						D11
78	76		P1 <sub>2</sub>						D10
79	77		P1 <sub>1</sub>						D9
80	78		P1 <sub>0</sub>						D8
81	79		P0 <sub>7</sub>					AN0 <sub>7</sub>	D7
82	80		P0 <sub>6</sub>					AN0 <sub>6</sub>	D6
83	81		P0 <sub>5</sub>					AN0 <sub>5</sub>	D5
84	82		P0 <sub>4</sub>					AN0 <sub>4</sub>	D4
85	83		P0 <sub>3</sub>					AN0 <sub>3</sub>	D3
86	84		P0 <sub>2</sub>					AN0 <sub>2</sub>	D2
87	85		P0 <sub>1</sub>					AN0 <sub>1</sub>	D1
88	86		P0 <sub>0</sub>					AN0 <sub>0</sub>	D0
89	87		P10 <sub>7</sub>	KI <sub>3</sub>				AN7	
90	88		P10 <sub>6</sub>	KI <sub>2</sub>				AN6	
91	89		P10 <sub>5</sub>	KI <sub>1</sub>				AN5	
92	90		P10 <sub>4</sub>	KI <sub>0</sub>				AN4	
93	91		P10 <sub>3</sub>					AN3	
94	92		P10 <sub>2</sub>					AN2	
95	93		P10 <sub>1</sub>					AN1	
96	94	AV <sub>SS</sub>							
97	95		P10 <sub>0</sub>					AN0	
98	96	V <sub>REF</sub>							
99	97	AV <sub>CC</sub>							
100	98		P9 <sub>7</sub>			RxD4/SCL4/STxD4		AD <sub>TRG</sub>	

## 1.6 Pin Description

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages)**

Symbol	Function	I/O Type	Description
Vcc	Power Supply	I	Apply 3.0 to 5.5 V to the Vcc pins.
Vss	Input	I	Apply 0 V to the Vss pin.
CNVss	CNVss	I	Switches processor mode. Connect this pin to Vss to start up in single-chip mode (memory expansion mode). Connect this pin to Vcc to start up in microprocessor mode.
RESET	Reset Input	I	The microcomputer is in a reset state when "L" is applied to the RESET pin.
XIN	Clock Input	I	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To use an external clock, apply the clock to XIN and leave XOUT open.
XOUT	Clock Output	O	
BYTE	Input to Switch External Data Bus Width	I	Switches the data bus in external memory space 3. The data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when the BYTE pin is held "H". Set to either. Connect this pin to Vss when an external bus is not being used.
AVcc	Analog Power Supply Input	I	Supplies power to the A/D converter and D/A converter. Connect this pin to Vcc.
AVss	Analog Power Supply Input	I	Supplies power to the A/D converter and D/A converter. Connect this pin to Vss.
VREF	Reference Voltage Input	I	Supplies reference voltage to the A/D converter.
P00 to P07	I/O Port P0	I/O	8-bit I/O ports in CMOS individually programmed to input or output under the control of the direction register. An input port in single-chip mode can be set, by program, for a pull-up or for no pull-up in 4-bit units. When these pins are used as bus control pins in memory expansion mode and microprocessor mode, internal pull-up resistor cannot be selected. Ports used as input ports can be set for a pull-up or for no pull-up in the modes above.
D0 to D7	Data Bus	I/O	Inputs and outputs data (D0 to D7) when these pins are set as the separate bus.
AN00 to AN07	Analog Input Pin	I	Analog input pins for the A/D converter
P10 to P17	I/O Port P1	I/O	8-bit I/O ports having functions equivalent to P0
INT3 to INT5	INT Interrupt Input Pin	I	Input pins for the INT interrupt
D8 to D15	Data Bus	I/O	Inputs and outputs data (D8 to D15) when these pins are set as the separate bus.
P20 to P27	I/O Port P2	I/O	8-bit I/O ports having functions equivalent to P0
A0 to A7	Address Bus	O	Outputs 8 low-order address bits (A0 to A7).
A0/D0 to A7/D7	Address Bus/Data Bus	I/O	Inputs and outputs data (D0 to D7) and outputs 8 low-order address bits (A0 to A7) by timesharing when these pins are set as the multiplexed bus.
AN20 to AN27	Analog Input Pin	I	Analog input pins for A/D converter
P30 to P37	I/O Port P3	I/O	8-bit I/O ports having functions equivalent to P0
A8 to A15	Address Bus	O	Outputs 8 middle-order address bits (A8 to A15).
A8/D8 to A15/D15	Address Bus/Data Bus	I/O	Inputs and outputs data (D8 to D15) and outputs 8 middle-order address bits (A8 to A15) by timesharing when external 16-bit data bus is set as the multiplexed bus.
MA0 to MA7	Address Bus	O	Outputs row addresses and column addresses by timesharing when accessing the DRAM area.

I : Input    O : Output    I/O : Input and output

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)**

Symbol	Function	I/O type	Description
P40 to P47	I/O Port P4	I/O	8-bit I/O ports having functions equivalent to P0
A16 to A22, A23	Address Bus	O	Outputs 8 high-order address bits (A16 to A22, A23). The inversed highest-order bit (A23) is also output.
CS0 to CS3	Chip-Select	O	Outputs CS0 to CS3 signals. CS0 to CS3 are chip-select signals specifying an external space.
MA8 to MA12	Address Bus	O	Outputs row addresses and column addresses by timesharing when accessing the DRAM area.
P50 to P57	I/O Port P5	I/O	8-bit I/O ports having functions equivalent to P0
CLKOUT	Clock Output	O	Outputs XIN divided by 8 or divided by 32 or the clock having the same frequency as XCIN from P53.
WRL WR WRH BHE RD BCLK HLDA HOLD ALE RDY	Bus Control Pin	O O O O O O O I O I	Outputs WRL, WRH, (WR, BHE), RD, BCLK, HLDA and ALE signals. WRL and WRH or BHE and WR can be switched by program. ■ WRL, WRH and RD are selected The WRL signal becomes "L" when data is written to an even address in an external memory space. The WRH signal becomes "L" when data is written to an odd address in an external memory space. The RD pin signal becomes "L" when data in an external memory space is read. ■ WR, BHE and RD are selected The WR signal becomes "L" when data is written to an external memory space. The RD signal becomes "L" when data in an external memory space is read. The BHE signal becomes "L" when an odd address is accessed. Select WR, BHE and RD for an external 8-bit data bus. The microcomputer is placed in a hold state while the HOLD pin is held "L". HLDA outputs a "L" signal in a hold state. ALE is a signal latching the address. The microcomputer is placed in a wait state while the RDY pin is held "L".
DW CASL CASH RAS	DRAM Bus Control Pin	O O O O	The DW signal becomes "L" when data is written to the DRAM area. CASL and CASH are signals indicating the timing to latch column addresses. The CASL signal becomes "L" when an even address is accessed. The CASH signal becomes "L" when an odd address is accessed. RAS is a signal latching row addresses.
P60 to P67	I/O Port P6	I/O	8-bit I/O ports having functions equivalent to P0
CTS0, CTS1 RTS0, RTS1 SS0, SS1 CLK0, CLK1 RxD0, RxD1 SCL0, SCL1 STxD0, STxD1 TxD0, TxD1 SDA0, SDA1 SRxD0, SRxD1	UART Pin	I O I I/O I I/O O O I/O I	I/O pins for UART0 (P60 to P63) and UART1 (P64 to P67)
ISCLK2 OUTC21	Intelligent I/O Pin	I/O O	ISCLK2 inputs and outputs the clock for the intelligent I/O communication function. OUTC21 outputs the clock for the waveform generating function.

I : Input    O : Output    I/O : Input and output

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)**

Symbol	Function	I/O type	Description
P70 to P77	I/O Port P7	I/O	8-bit I/O ports having functions equivalent to P0 (P70 and P71 are ports for the N-channel open drain output.)
TA0OUT to TA3OUT	Timer A Pin	I/O	I/O pins for timer A0 to A3
TA0IN to TA3IN		I	
TB5IN	Timer B Pin	I	Input pin for timer B5
V, $\bar{V}$	Three-Phase Motor	O	V-phase output pin
W, $\bar{W}$	Control Output Pin	O	W-phase output pin
CTS2	UART Pin	I	I/O pins for UART2
RTS2		O	
SS2		I	
CLK2		I/O	
RxD2		I	
SCL2		I/O	
STxD2		O	
TxD2		O	
SDA2		I/O	
SRxD2		I	
INPC00, INPC01	Intelligent I/O Pin	I	INPC00, INPC01, INPC11 and INPC12 are input pins for the time measurement function. OUTC00, OUTC01, OUTC10 to OUTC12, OUTC20 and OUTC22 are output pins for the waveform generating function. ISCLK0 and ISCLK1 input and output the clock for the intelligent I/O communication function. ISRxD1, ISRxD2, BE1IN and IEIN input received data for the intelligent I/O communication function. ISTxD0 to ISTxD2, IEOUT, BE0OUT and BE1OUT output transmit data for the intelligent I/O communication function.
INPC11, INPC12		O	
OUTC00, OUTC01			
OUTC10 to OUTC12			
OUTC20, OUTC22			
ISCLK0, ISCLK1		I/O	
ISTxD0 to ISTxD2		O	
ISRxD1, ISRxD2		I	
IEOUT		O	
IEIN		I	
BE0OUT		O	
BE1OUT		O	
BE1IN		I	
CAN0OUT	CAN Pin	O	I/O pins for the CAN communication function
CAN0IN		I	

I : Input    O : Output    I/O : Input and output

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)**

Symbol	Function	I/O type	Description
P80 to P84, P86, P87	I/O Port P8	I/O	I/O ports having functions equivalent to P0
XCIN XCOUT	Sub Clock	I O	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT.
VCONT	Low-Pass Filter Connect Pin for PLL Frequency Synthesizer Pin		Connects the low-pass filter to the VCONT pin when using the PLL frequency synthesizer. Connect P86 to Vss to stabilize the PLL frequency.
TA4OUT TA4IN	Timer A Pin	I/O I	I/O pins for timer A4
U, $\bar{U}$	Three-phase Motor Control Output Pin	O	U-phase output pins
INT0 to INT2	INT Interrupt Input Pin	I	Input pins for the INT interrupt
INPC02 ISRxD0 BE0IN OUTC30 ISTxD3 OUTC32 ISRxD3	Intelligent I/O Pin	I I I O O O I	INPC02 is an input pin for the time measurement function. OUTC30 and OUTC32 are output pins for the waveform generating function. ISRxD0 and BE0IN input received data for the intelligent I/O communication function. ISTxD3 outputs transmit data for the intelligent I/O communication function. ISRxD3 inputs received data for the intelligent I/O communication function.
CANOUT CANIN	CAN Pin	O I	I/O pins for the CAN communication function
P85/NMI	NMI Interrupt Input Pin	I	Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register.

I : Input    O : Output    I/O : Input and output



**Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)**

Symbol	Function	I/O type	Description
P90 to P97	I/O Port P9	I/O	8-bit I/O ports having functions equivalent to P0. The PRCR register prevents PD9 and PS3 registers from rewriting.
TB0IN to TB4IN	Timer B Pin	I	Input pins for timers B0 to B4
CTS3, CTS4	UART Pin	I	I/O pins for UART3 (P90 to P93) and UART4 (P94 to P97)
RTS3, RTS4		O	
SS3, SS4		I	
CLK3, CLK4		I/O	
RxD3, RxD4		I	
SCL3, SCL4		I/O	
STxD3, STxD4		O	
TxD3, TxD4		O	
SDA3, SDA4		I/O	
SRxD3, SRxD4		I	
DA0, DA1	D/A Output Pin	O	Output pins for the D/A converter
ANEX0,	A/D Related Pin	I/O	ANEX0 is an extended analog I/O pin for the A/D converter.
ANEX1,		I	ANEX1 is an extended analog input pin for the A/D converter.
ADTRG		I	ADTRG is an A/D trigger input pin.
OUTC20	Intelligent I/O Pin	O	OUTC20 is an output pin for the waveform generating function.
ISTxD2		O	ISTxD2 and IEOUT output transmit data for the intelligent I/O communication
IEOUT		O	function.
IEIN		I	ISRxD2 and IEIN input received data for the intelligent I/O communication
ISRxD2		I	function.
P100 to P107	I/O Port P10	I/O	8-bit I/O ports having functions equivalent to P0
KI0 to KI3	Key Input Interrupt Pin	I	Input pins for the key input interrupt
AN0 to AN7	Analog Input Pin	I	Analog input pins for the A/D converter

I : Input    O : Output    I/O : Input and output

**Table 1.6 Pin Description (144-Pin Package only) (Continued)**


Symbol	Function	I/O type	Description
P110 to P114	I/O Port P11	I/O	5-bit I/O ports having functions equivalent to P0.
INPC11, INPC12	Intelligent I/O Pin	I	INPC11 and INPC12 are input pins for the time measurement function.
OUTC10 to OUTC13		O	OUTC10 to OUTC13 are output pins for the waveform generating function.
ISCLK1		I/O	ISCLK1 inputs and outputs the clock for the intelligent I/O communication function.
ISRxD1		I	ISRxD1 and BE1IN input received data for the intelligent I/O communication function.
BE1IN		I	
ISTxD1		O	ISTxD1 and BE1OUT output transmit data for the intelligent I/O communication function.
BE1OUT		O	
P120 to P127	I/O Port P12	I/O	8-bit I/O ports having functions equivalent to P0
OUTC30 to OUTC37	Intelligent I/O Pin	O	OUTC30 to OUTC37 are output pins for the waveform generating function.
ISCLK3		I/O	ISCLK3 inputs and outputs the clock for the intelligent I/O communication function.
ISRxD3		I	ISRxD3 inputs received data for the intelligent I/O communication function.
ISTxD3		O	ISTxD3 outputs transmit data for the intelligent I/O communication function.
P130 to P137	I/O Port P13	I/O	8-bit I/O ports having functions equivalent to P0
OUTC20 to OUTC27	Intelligent I/O Pin	O	OUTC20 to OUTC27 are output pins for the waveform generating function.
ISCLK2		I/O	ISCLK2 inputs and outputs the clock for the intelligent I/O communication function.
ISRxD2		I	ISRxD2 and IEIN input received data for the intelligent I/O communication function.
IEIN		I	
ISTxD2		O	ISTxD2 and IEOUT output transmit data for the intelligent I/O communication function.
IEOUT		O	
P140 to P146	I/O Port P14	I/O	7-bit I/O ports having functions equivalent to P0
INPC16, INPC17	Intelligent I/O Pin	I	INPC16 and INPC17 are input pins for the time measurement function.
OUTC14 to OUTC17		O	OUTC14 to OUTC17 are output pins for the waveform generating function.
P150 to P157	I/O Port P15	I/O	8-bit I/O ports having functions equivalent to P0
INPC00 to INPC07	Intelligent I/O Pin	I	INPC00 to INPC07 are input pins for the time measurement function.
OUTC00, OUTC01		O	OUTC00, OUTC01, OUTC04 and OUTC05 are output pins for the waveform generating function.
OUTC04, OUTC05		O	
ISCLK0		I/O	ISCLK0 inputs and outputs the clock for the intelligent I/O communication function.
ISRxD0		I	ISRxD0 and BE0IN input received data for the intelligent I/O communication function.
BE0IN		I	
ISTxD0		O	ISTxD0 and BE0OUT output transmit data for the intelligent I/O communication function.
BE0OUT		O	
AN150 to AN157	Analog Input Port	I	Analog input pins for the A/D converter

I : Input    O : Output    I/O : Input and output

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers.

A register bank comprises 8 registers (R0, R1, R2, R3, A0, A1, SB and FB) out of 28 CPU registers. Two sets of register banks are provided.



**Figure 2.1 CPU Register**

## 2.1 General Registers

### 2.1.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R3.

### 2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

### 2.1.3 Static Base Register (SB)

SB is a 24-bit register for SB-relative addressing.

### 2.1.4 Frame Base Register (FB)

FB is a 24-bit register for FB-relative addressing.

### 2.1.5 Program Counter (PC)

PC, 24 bits wide, indicates the address of an instruction to be executed.

### 2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating the starting address of an interrupt vector table.

### 2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to "2.1.8 Flag Register (FLG)" for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

### 2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating a CPU state.

#### 2.1.8.1 Carry Flag (C)

The C flag indicates whether carry or borrow has occurred after executing an instruction.

#### 2.1.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

#### 2.1.8.3 Zero Flag (Z)

The Z flag is set to "1" when the value of zero is obtained from an arithmetic calculation; otherwise "0".

#### 2.1.8.4 Sign Flag (S)

The S flag is set to "1" when a negative value is obtained from an arithmetic calculation; otherwise "0".

#### 2.1.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1".

#### 2.1.8.6 Overflow Flag (O)

The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0".

#### 2.1.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged.

#### 2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".

The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

#### 2.1.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

#### 2.1.8.10 Reserved Space

When writing to a reserved space, set to "0". When read, its content is indeterminate.

## 2.2 High-Speed Interrupt Registers

Registers associated with the high-speed interrupt are as follows. Refer to **10.4 High-Speed Interrupt** for details.

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

## 2.3 DMAC-Associated Registers

Registers associated with DMAC are as follows. Refer to **12. DMAC** for details.

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)

### 3. Memory

Figure 3.1 shows a memory map of the M32C/83 group.

M32C/83 provides 16-Mbyte address space from addresses 000000<sub>16</sub> to FFFFFFF<sub>16</sub>.

The internal ROM is allocated lower addresses beginning with address FFFFFFF<sub>16</sub>. For example, a 64-Kbyte internal ROM is allocated addresses FF0000<sub>16</sub> to FFFFFFF<sub>16</sub>.

The fixed interrupt vectors are allocated addresses FFFFDC<sub>16</sub> to FFFFFFF<sub>16</sub>. It stores the starting address of each interrupt routine. Refer to **10. Interrupts** for details.

The internal RAM is allocated higher addresses beginning with address 000400<sub>16</sub>. For example, a 10-Kbyte internal RAM is allocated addresses 000400<sub>16</sub> to 002BFF<sub>16</sub>. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D conversion, serial I/O, and timers, is allocated addresses 000000<sub>16</sub> to 0003FF<sub>16</sub>. All addresses, which have nothing allocated within SFR, are reserved space and cannot be accessed by users.

The special page vectors are allocated addresses FFFE00<sub>16</sub> to FFFFDB<sub>16</sub>. It is used for the JMPs instruction and JSRS instruction. Refer to the Renesas publication **Software Manual** for details.

In memory expansion mode and microprocessor mode, some space are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

## 4. Special Function Registers (SFR)

Address	Register	Symbol	Value after RESET
0000 <sub>16</sub>			
0001 <sub>16</sub>			
0002 <sub>16</sub>			
0003 <sub>16</sub>			
0004 <sub>16</sub>	Processor Mode Register 0 <sup>(1)</sup>	PM0	1000 0000 <sub>2</sub> (CNVss pin ="L") 0000 0011 <sub>2</sub> (CNVss pin ="H")
0005 <sub>16</sub>	Processor Mode Register 1	PM1	0X00 0000 <sub>2</sub>
0006 <sub>16</sub>	System Clock Control Register 0	CM0	0000 X000 <sub>2</sub>
0007 <sub>16</sub>	System Clock Control Register 1	CM1	0010 0000 <sub>2</sub>
0008 <sub>16</sub>	Wait Control Register	WCR	1111 1111 <sub>2</sub>
0009 <sub>16</sub>	Address Match Interrupt Enable Register	AIER	XXXX 0000 <sub>2</sub>
000A <sub>16</sub>	Protect Register	PRCR	XXXX 0000 <sub>2</sub>
000B <sub>16</sub>	External Data Bus Width Control Register	DS	XXXX 1000 <sub>2</sub> (BYTE pin ="L") XXXX 0000 <sub>2</sub> (BYTE pin ="H")
000C <sub>16</sub>	Main Clock Division Register	MCD	XXX0 1000 <sub>2</sub>
000D <sub>16</sub>	Oscillation Stop Detection Register	CM2	00 <sub>16</sub>
000E <sub>16</sub>	Watchdog Timer Start Register	WDTS	XX <sub>16</sub>
000F <sub>16</sub>	Watchdog Timer Control Register	WDC	000X XXXX <sub>2</sub>
0010 <sub>16</sub> 0011 <sub>16</sub> 0012 <sub>16</sub>	Address Match Interrupt Register 0	RMAD0	00 00 00 <sub>16</sub>
0013 <sub>16</sub>			
0014 <sub>16</sub> 0015 <sub>16</sub> 0016 <sub>16</sub>	Address Match Interrupt Register 1	RMAD1	00 00 00 <sub>16</sub>
0017 <sub>16</sub>	VDC Control Register for PLL	PLV	XXXX XX01 <sub>2</sub>
0018 <sub>16</sub> 0019 <sub>16</sub> 001A <sub>16</sub>	Address Match Interrupt Register 2	RMAD2	00 00 00 <sub>16</sub>
001B <sub>16</sub>	VDC Control Register 0	VDC0	00 <sub>16</sub>
001C <sub>16</sub> 001D <sub>16</sub> 001E <sub>16</sub>	Address Match Interrupt Register 3	RMAD3	00 00 00 <sub>16</sub>
001F <sub>16</sub>			
0020 <sub>16</sub>			
0021 <sub>16</sub>			
0022 <sub>16</sub>			
0023 <sub>16</sub>			
0024 <sub>16</sub>			
0025 <sub>16</sub>			
0026 <sub>16</sub>			
0027 <sub>16</sub>			
0028 <sub>16</sub>			
0029 <sub>16</sub>			
002A <sub>16</sub>			
002B <sub>16</sub>			
002C <sub>16</sub>			
002D <sub>16</sub>			
002E <sub>16</sub>			
002F <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

### NOTES:

1. The PM00 and PM01 bits in the PM1 register maintain values set before reset even if software reset or watchdog timer reset is performed.

Address	Register	Symbol	Value after RESET
0030 <sub>16</sub>			
0031 <sub>16</sub>			
0032 <sub>16</sub>			
0033 <sub>16</sub>			
0034 <sub>16</sub>			
0035 <sub>16</sub>			
0036 <sub>16</sub>			
0037 <sub>16</sub>			
0038 <sub>16</sub>			
0039 <sub>16</sub>			
003A <sub>16</sub>			
003B <sub>16</sub>			
003C <sub>16</sub>			
003D <sub>16</sub>			
003E <sub>16</sub>			
003F <sub>16</sub>			
0040 <sub>16</sub>	DRAM Control Register	DRAMCONT	XX <sub>16</sub>
0041 <sub>16</sub>	DRAM Refresh Interval Set Register	REFCNT	XX <sub>16</sub>
0042 <sub>16</sub>			
0043 <sub>16</sub>			
0044 <sub>16</sub>			
0045 <sub>16</sub>			
0046 <sub>16</sub>			
0047 <sub>16</sub>			
0048 <sub>16</sub>			
0049 <sub>16</sub>			
004A <sub>16</sub>			
004B <sub>16</sub>			
004C <sub>16</sub>			
004D <sub>16</sub>			
004E <sub>16</sub>			
004F <sub>16</sub>			
0050 <sub>16</sub>			
0051 <sub>16</sub>			
0052 <sub>16</sub>			
0053 <sub>16</sub>			
0054 <sub>16</sub>			
0055 <sub>16</sub>			
0056 <sub>16</sub>			
0057 <sub>16</sub>	Flash Memory Control Register 0	FMR0	XX00 0001 <sub>2</sub>
0058 <sub>16</sub>			
0059 <sub>16</sub>			
005A <sub>16</sub>			
005B <sub>16</sub>			
005C <sub>16</sub>			
005D <sub>16</sub>			
005E <sub>16</sub>			
005F <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.



Address	Register	Symbol	Value after RESET
0060 <sub>16</sub>			
0061 <sub>16</sub>			
0062 <sub>16</sub>			
0063 <sub>16</sub>			
0064 <sub>16</sub>			
0065 <sub>16</sub>			
0066 <sub>16</sub>			
0067 <sub>16</sub>			
0068 <sub>16</sub>	DMA0 Interrupt Control Register	DM0IC	XXXX X000 <sub>2</sub>
0069 <sub>16</sub>	Timer B5 Interrupt Control Register	TB5IC	XXXX X000 <sub>2</sub>
006A <sub>16</sub>	DMA2 Interrupt Control Register	DM2IC	XXXX X000 <sub>2</sub>
006B <sub>16</sub>	UART2 Receive /ACK Interrupt Control Register	S2RIC	XXXX X000 <sub>2</sub>
006C <sub>16</sub>	Timer A0 Interrupt Control Register	TA0IC	XXXX X000 <sub>2</sub>
006D <sub>16</sub>	UART3 Receive /ACK Interrupt Control Register	S3RIC	XXXX X000 <sub>2</sub>
006E <sub>16</sub>	Timer A2 Interrupt Control Register	TA2IC	XXXX X000 <sub>2</sub>
006F <sub>16</sub>	UART4 Receive /ACK Interrupt Control Register	S4RIC	XXXX X000 <sub>2</sub>
0070 <sub>16</sub>	Timer A4 Interrupt Control Register	TA4IC	XXXX X000 <sub>2</sub>
0071 <sub>16</sub>	UART0/UART3 Bus Conflict Detect Interrupt Control Register	BCN0IC/BCN3IC	XXXX X000 <sub>2</sub>
0072 <sub>16</sub>	UART0 Receive/ACK Interrupt Control Register	S0RIC	XXXX X000 <sub>2</sub>
0073 <sub>16</sub>	A/D0 Conversion Interrupt Control Register	AD0IC	XXXX X000 <sub>2</sub>
0074 <sub>16</sub>	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X000 <sub>2</sub>
0075 <sub>16</sub>	Intelligent I/O Interrupt Control Register 0	IIO0IC	XXXX X000 <sub>2</sub>
0076 <sub>16</sub>	Timer B1 Interrupt Control Register	TB1IC	XXXX X000 <sub>2</sub>
0077 <sub>16</sub>	Intelligent I/O Interrupt Control Register 2	IIO2IC	XXXX X000 <sub>2</sub>
0078 <sub>16</sub>	Timer B3 Interrupt Control Register	TB3IC	XXXX X000 <sub>2</sub>
0079 <sub>16</sub>	Intelligent I/O Interrupt Control Register 4	IIO4IC	XXXX X000 <sub>2</sub>
007A <sub>16</sub>	INT5 Interrupt Control Register	INT5IC	XX00 X000 <sub>2</sub>
007B <sub>16</sub>	Intelligent I/O Interrupt Control Register 6	IIO6IC	XXXX X000 <sub>2</sub>
007C <sub>16</sub>	INT3 Interrupt Control Register	INT3IC	XX00 X000 <sub>2</sub>
007D <sub>16</sub>	Intelligent I/O Interrupt Control Register 8	IIO8IC	XXXX X000 <sub>2</sub>
007E <sub>16</sub>	INT1 Interrupt Control Register	INT1IC	XX00 X000 <sub>2</sub>
007F <sub>16</sub>	Intelligent I/O Interrupt Control Register 10/ CAN Interrupt 1 Control Register	IIO10IC CAN1IC	XXXX X000 <sub>2</sub>
0080 <sub>16</sub>			
0081 <sub>16</sub>	Intelligent I/O Interrupt Control Register 11/ CAN Interrupt 2 Control Register	IIO11IC CAN2IC	XXXX X000 <sub>2</sub>
0082 <sub>16</sub>			
0083 <sub>16</sub>			
0084 <sub>16</sub>			
0085 <sub>16</sub>			
0086 <sub>16</sub>	A/D1 Conversion Interrupt Control Register	AD1IC	XXXX X000 <sub>2</sub>
0087 <sub>16</sub>			
0088 <sub>16</sub>	DMA1 Interrupt Control Register	DM1IC	XXXX X000 <sub>2</sub>
0089 <sub>16</sub>	UART2 Transmit /NACK Interrupt Control Register	S2TIC	XXXX X000 <sub>2</sub>
008A <sub>16</sub>	DMA3 Interrupt Control Register	DM3IC	XXXX X000 <sub>2</sub>
008B <sub>16</sub>	UART3 Transmit /NACK Interrupt Control Register	S3TIC	XXXX X000 <sub>2</sub>
008C <sub>16</sub>	Timer A1 Interrupt Control Register	TA1IC	XXXX X000 <sub>2</sub>
008D <sub>16</sub>	UART4 Transmit /NACK Interrupt Control Register	S4TIC	XXXX X000 <sub>2</sub>
008E <sub>16</sub>	Timer A3 Interrupt Control Register	TA3IC	XXXX X000 <sub>2</sub>
008F <sub>16</sub>	UART2 Bus Conflict Detect Interrupt Control Register	BCN2IC	XXXX X000 <sub>2</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0090 <sub>16</sub>	UART0 Transmit /NACK Interrupt Control Register	S0TIC	XXXX X000 <sub>2</sub>
0091 <sub>16</sub>	UART1/UART4 Bus Conflict Detect Interrupt Control Register	BCN1IC/BCN4IC	XXXX X000 <sub>2</sub>
0092 <sub>16</sub>	UART1 Transmit/NACK Interrupt Control Register	S1TIC	XXXX X000 <sub>2</sub>
0093 <sub>16</sub>	Key Input Interrupt Control Register	KUPIC	XXXX X000 <sub>2</sub>
0094 <sub>16</sub>	Timer B0 Interrupt Control Register	TB0IC	XXXX X000 <sub>2</sub>
0095 <sub>16</sub>	Intelligent I/O Interrupt Control Register 1	IIO1IC	XXXX X000 <sub>2</sub>
0096 <sub>16</sub>	Timer B2 Interrupt Control Register	TB2IC	XXXX X000 <sub>2</sub>
0097 <sub>16</sub>	Intelligent I/O Interrupt Control Register 3	IIO3IC	XXXX X000 <sub>2</sub>
0098 <sub>16</sub>	Timer B4 Interrupt Control Register	TB4IC	XXXX X000 <sub>2</sub>
0099 <sub>16</sub>	Intelligent I/O Interrupt Control Register 5	IIO5IC	XXXX X000 <sub>2</sub>
009A <sub>16</sub>	INT4 Interrupt Control Register	INT4IC	XX00 X000 <sub>2</sub>
009B <sub>16</sub>	Intelligent I/O Interrupt Control Register 7	IIO7IC	XXXX X000 <sub>2</sub>
009C <sub>16</sub>	INT2 Interrupt Control Register	INT2IC	XX00 X000 <sub>2</sub>
009D <sub>16</sub>	Intelligent I/O Interrupt Control Register 9/ CAN Interrupt 0 Control Register	IIO9IC CAN0IC	XXXX X000 <sub>2</sub>
009E <sub>16</sub>	INT0 Interrupt Control Register	INT0IC	XX00 X000 <sub>2</sub>
009F <sub>16</sub>	Exit Priority Control Register	RLVL	XXXX 0000 <sub>2</sub>
00A0 <sub>16</sub>	Interrupt Request Register 0	IIO0IR	0000 000X <sub>2</sub>
00A1 <sub>16</sub>	Interrupt Request Register 1	IIO1IR	0000 000X <sub>2</sub>
00A2 <sub>16</sub>	Interrupt Request Register 2	IIO2IR	0000 000X <sub>2</sub>
00A3 <sub>16</sub>	Interrupt Request Register 3	IIO3IR	0000 000X <sub>2</sub>
00A4 <sub>16</sub>	Interrupt Request Register 4	IIO4IR	0000 000X <sub>2</sub>
00A5 <sub>16</sub>	Interrupt Request Register 5	IIO5IR	0000 000X <sub>2</sub>
00A6 <sub>16</sub>	Interrupt Request Register 6	IIO6IR	0000 000X <sub>2</sub>
00A7 <sub>16</sub>	Interrupt Request Register 7	IIO7IR	0000 000X <sub>2</sub>
00A8 <sub>16</sub>	Interrupt Request Register 8	IIO8IR	0000 000X <sub>2</sub>
00A9 <sub>16</sub>	Interrupt Request Register 9	IIO9IR	0000 000X <sub>2</sub>
00AA <sub>16</sub>	Interrupt Request Register 10	IIO10IR	0000 000X <sub>2</sub>
00AB <sub>16</sub>	Interrupt Request Register 11	IIO11IR	0000 000X <sub>2</sub>
00AC <sub>16</sub>			
00AD <sub>16</sub>			
00AE <sub>16</sub>			
00AF <sub>16</sub>			
00B0 <sub>16</sub>	Interrupt Enable Register 0	IIO0IE	00 <sub>16</sub>
00B1 <sub>16</sub>	Interrupt Enable Register 1	IIO1IE	00 <sub>16</sub>
00B2 <sub>16</sub>	Interrupt Enable Register 2	IIO2IE	00 <sub>16</sub>
00B3 <sub>16</sub>	Interrupt Enable Register 3	IIO3IE	00 <sub>16</sub>
00B4 <sub>16</sub>	Interrupt Enable Register 4	IIO4IE	00 <sub>16</sub>
00B5 <sub>16</sub>	Interrupt Enable Register 5	IIO5IE	00 <sub>16</sub>
00B6 <sub>16</sub>	Interrupt Enable Register 6	IIO6IE	00 <sub>16</sub>
00B7 <sub>16</sub>	Interrupt Enable Register 7	IIO7IE	00 <sub>16</sub>
00B8 <sub>16</sub>	Interrupt Enable Register 8	IIO8IE	00 <sub>16</sub>
00B9 <sub>16</sub>	Interrupt Enable Register 9	IIO9IE	00 <sub>16</sub>
00BA <sub>16</sub>	Interrupt Enable Register 10	IIO10IE	00 <sub>16</sub>
00BB <sub>16</sub>	Interrupt Enable Register 11	IIO11IE	00 <sub>16</sub>
00BC <sub>16</sub>			
00BD <sub>16</sub>			
00BE <sub>16</sub>			
00BF <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00C0 <sub>16</sub> 00C1 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 0	G0TM0/G0PO0	XX <sub>16</sub> XX <sub>16</sub>
00C2 <sub>16</sub> 00C3 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 1	G0TM1/G0PO1	XX <sub>16</sub> XX <sub>16</sub>
00C4 <sub>16</sub> 00C5 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 2	G0TM2/G0PO2	XX <sub>16</sub> XX <sub>16</sub>
00C6 <sub>16</sub> 00C7 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 3	G0TM3/G0PO3	XX <sub>16</sub> XX <sub>16</sub>
00C8 <sub>16</sub> 00C9 <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 4	G0TM4/G0PO4	XX <sub>16</sub> XX <sub>16</sub>
00CA <sub>16</sub> 00CB <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 5	G0TM5/G0PO5	XX <sub>16</sub> XX <sub>16</sub>
00CC <sub>16</sub> 00CD <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 6	G0TM6/G0PO6	XX <sub>16</sub> XX <sub>16</sub>
00CE <sub>16</sub> 00CF <sub>16</sub>	Group 0 Time Measurement/Waveform Generating Register 7	G0TM7/G0PO7	XX <sub>16</sub> XX <sub>16</sub>
00D0 <sub>16</sub>	Group 0 Waveform Generating Control Register 0	G0POCR0	0X00 X000 <sub>2</sub>
00D1 <sub>16</sub>	Group 0 Waveform Generating Control Register 1	G0POCR1	0X00 X000 <sub>2</sub>
00D2 <sub>16</sub>	Group 0 Waveform Generating Control Register 2	G0POCR2	0X00 X000 <sub>2</sub>
00D3 <sub>16</sub>	Group 0 Waveform Generating Control Register 3	G0POCR3	0X00 X000 <sub>2</sub>
00D4 <sub>16</sub>	Group 0 Waveform Generating Control Register 4	G0POCR4	0X00 X000 <sub>2</sub>
00D5 <sub>16</sub>	Group 0 Waveform Generating Control Register 5	G0POCR5	0X00 X000 <sub>2</sub>
00D6 <sub>16</sub>	Group 0 Waveform Generating Control Register 6	G0POCR6	0X00 X000 <sub>2</sub>
00D7 <sub>16</sub>	Group 0 Waveform Generating Control Register 7	G0POCR7	0X00 X000 <sub>2</sub>
00D8 <sub>16</sub>	Group 0 Time Measurement Control Register 0	G0TMCR0	00 <sub>16</sub>
00D9 <sub>16</sub>	Group 0 Time Measurement Control Register 1	G0TMCR1	00 <sub>16</sub>
00DA <sub>16</sub>	Group 0 Time Measurement Control Register 2	G0TMCR2	00 <sub>16</sub>
00DB <sub>16</sub>	Group 0 Time Measurement Control Register 3	G0TMCR3	00 <sub>16</sub>
00DC <sub>16</sub>	Group 0 Time Measurement Control Register 4	G0TMCR4	00 <sub>16</sub>
00DD <sub>16</sub>	Group 0 Time Measurement Control Register 5	G0TMCR5	00 <sub>16</sub>
00DE <sub>16</sub>	Group 0 Time Measurement Control Register 6	G0TMCR6	00 <sub>16</sub>
00DF <sub>16</sub>	Group 0 Time Measurement Control Register 7	G0TMCR7	00 <sub>16</sub>
00E0 <sub>16</sub> 00E1 <sub>16</sub>	Group 0 Base Timer Register	G0BT	XX <sub>16</sub> XX <sub>16</sub>
00E2 <sub>16</sub>	Group 0 Base Timer Control Register 0	G0BCR0	00 <sub>16</sub>
00E3 <sub>16</sub>	Group 0 Base Timer Control Register 1	G0BCR1	00 <sub>16</sub>
00E4 <sub>16</sub>	Group 0 Time Measurement Prescaler Register 6	G0TPR6	00 <sub>16</sub>
00E5 <sub>16</sub>	Group 0 Time Measurement Prescaler Register 7	G0TPR7	00 <sub>16</sub>
00E6 <sub>16</sub>	Group 0 Function Enable Register	G0FE	00 <sub>16</sub>
00E7 <sub>16</sub>	Group 0 Function Select Register	G0FS	00 <sub>16</sub>
00E8 <sub>16</sub> 00E9 <sub>16</sub>	Group 0 SI/O Receive Buffer Register	G0RB	XXXX XXXX <sub>2</sub> XX00 XXXX <sub>2</sub>
00EA <sub>16</sub>	Group 0 Transmit Buffer/Receive Data Register	G0TB/G0DR	XX <sub>16</sub>
00EB <sub>16</sub>			
00EC <sub>16</sub>	Group 0 Receive Input Register	G0RI	XX <sub>16</sub>
00ED <sub>16</sub>	Group 0 SI/O Communication Mode Register	G0MR	00 <sub>16</sub>
00EE <sub>16</sub>	Group 0 Transmit Output Register	G0TO	XX <sub>16</sub>
00EF <sub>16</sub>	Group 0 SI/O Communication Control Register	G0CR	0000 X000 <sub>2</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00F0 <sub>16</sub>	Group 0 Data Compare Register 0	G0CMP0	XX <sub>16</sub>
00F1 <sub>16</sub>	Group 0 Data Compare Register 1	G0CMP1	XX <sub>16</sub>
00F2 <sub>16</sub>	Group 0 Data Compare Register 2	G0CMP2	XX <sub>16</sub>
00F3 <sub>16</sub>	Group 0 Data Compare Register 3	G0CMP3	XX <sub>16</sub>
00F4 <sub>16</sub>	Group 0 Data Mask Register 0	G0MSK0	XX <sub>16</sub>
00F5 <sub>16</sub>	Group 0 Data Mask Register 1	G0MSK1	XX <sub>16</sub>
00F6 <sub>16</sub>			
00F7 <sub>16</sub>			
00F8 <sub>16</sub>	Group 0 Receive CRC Code Register	G0RCRC	XX <sub>16</sub>
00F9 <sub>16</sub>			XX <sub>16</sub>
00FA <sub>16</sub>	Group 0 Transmit CRC Code Register	G0TCRC	00 <sub>16</sub>
00FB <sub>16</sub>			00 <sub>16</sub>
00FC <sub>16</sub>	Group 0 SI/O Extended Mode Register	G0EMR	00 <sub>16</sub>
00FD <sub>16</sub>	Group 0 SI/O Extended Receive Control Register	G0ERC	00 <sub>16</sub>
00FE <sub>16</sub>	Group 0 SI/O Special Communication Interrupt Detect Register	G0IRF	0000 00XX <sub>2</sub>
00FF <sub>16</sub>	Group 0 SI/O Extended Transmit Control Register	G0ETC	0000 0XXX <sub>2</sub>
0100 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 0	G1TM0/G1PO0	XX <sub>16</sub>
0101 <sub>16</sub>			XX <sub>16</sub>
0102 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 1	G1TM1/G1PO1	XX <sub>16</sub>
0103 <sub>16</sub>			XX <sub>16</sub>
0104 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 2	G1TM2/G1PO2	XX <sub>16</sub>
0105 <sub>16</sub>			XX <sub>16</sub>
0106 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 3	G1TM3/G1PO3	XX <sub>16</sub>
0107 <sub>16</sub>			XX <sub>16</sub>
0108 <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 4	G1TM4/G1PO4	XX <sub>16</sub>
0109 <sub>16</sub>			XX <sub>16</sub>
010A <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 5	G1TM5/G1PO5	XX <sub>16</sub>
010B <sub>16</sub>			XX <sub>16</sub>
010C <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 6	G1TM6/G1PO6	XX <sub>16</sub>
010D <sub>16</sub>			XX <sub>16</sub>
010E <sub>16</sub>	Group 1 Time Measurement/Waveform Generating Register 7	G1TM7/G1PO7	XX <sub>16</sub>
010F <sub>16</sub>			XX <sub>16</sub>
0110 <sub>16</sub>	Group 1 Waveform Generating Control Register 0	G1POCR0	0X00 X000 <sub>2</sub>
0111 <sub>16</sub>	Group 1 Waveform Generating Control Register 1	G1POCR1	0X00 X000 <sub>2</sub>
0112 <sub>16</sub>	Group 1 Waveform Generating Control Register 2	G1POCR2	0X00 X000 <sub>2</sub>
0113 <sub>16</sub>	Group 1 Waveform Generating Control Register 3	G1POCR3	0X00 X000 <sub>2</sub>
0114 <sub>16</sub>	Group 1 Waveform Generating Control Register 4	G1POCR4	0X00 X000 <sub>2</sub>
0115 <sub>16</sub>	Group 1 Waveform Generating Control Register 5	G1POCR5	0X00 X000 <sub>2</sub>
0116 <sub>16</sub>	Group 1 Waveform Generating Control Register 6	G1POCR6	0X00 X000 <sub>2</sub>
0117 <sub>16</sub>	Group 1 Waveform Generating Control Register 7	G1POCR7	0X00 X000 <sub>2</sub>
0118 <sub>16</sub>	Group 1 Time Measurement Control Register 0	G1TMCR0	00 <sub>16</sub>
0119 <sub>16</sub>	Group 1 Time Measurement Control Register 1	G1TMCR1	00 <sub>16</sub>
011A <sub>16</sub>	Group 1 Time Measurement Control Register 2	G1TMCR2	00 <sub>16</sub>
011B <sub>16</sub>	Group 1 Time Measurement Control Register 3	G1TMCR3	00 <sub>16</sub>
011C <sub>16</sub>	Group 1 Time Measurement Control Register 4	G1TMCR4	00 <sub>16</sub>
011D <sub>16</sub>	Group 1 Time Measurement Control Register 5	G1TMCR5	00 <sub>16</sub>
011E <sub>16</sub>	Group 1 Time Measurement Control Register 6	G1TMCR6	00 <sub>16</sub>
011F <sub>16</sub>	Group 1 Time Measurement Control Register 7	G1TMCR7	00 <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0120 <sub>16</sub>	Group 1 Base Timer Register	G1BT	XX <sub>16</sub>
0121 <sub>16</sub>			XX <sub>16</sub>
0122 <sub>16</sub>	Group 1 Base Timer Control Register 0	G1BCR0	00 <sub>16</sub>
0123 <sub>16</sub>	Group 1 Base Timer Control Register 1	G1BCR1	00 <sub>16</sub>
0124 <sub>16</sub>	Group 1 Time Measurement Prescaler Register 6	G1TPR6	00 <sub>16</sub>
0125 <sub>16</sub>	Group 1 Time Measurement Prescaler Register 7	G1TPR7	00 <sub>16</sub>
0126 <sub>16</sub>	Group 1 Function Enable Register	G1FE	00 <sub>16</sub>
0127 <sub>16</sub>	Group 1 Function Select Register	G1FS	00 <sub>16</sub>
0128 <sub>16</sub>	Group 1 SI/O Receive Buffer Register	G1RB	XXXX XXXX <sub>2</sub>
0129 <sub>16</sub>			XX00 XXXX <sub>2</sub>
012A <sub>16</sub>	Group 1 Transmit Buffer/Receive Data Register	G1TB/G1DR	XX <sub>16</sub>
012B <sub>16</sub>			
012C <sub>16</sub>	Group 1 Receive Input Register	G1RI	XX <sub>16</sub>
012D <sub>16</sub>	Group 1 SI/O Communication Mode Register	G1MR	00 <sub>16</sub>
012E <sub>16</sub>	Group 1 Transmit Output Register	G1TO	XX <sub>16</sub>
012F <sub>16</sub>	Group 1 SI/O Communication Control Register	G1CR	0000 X000 <sub>2</sub>
0130 <sub>16</sub>	Group 1 Data Compare Register 0	G1CMP0	XX <sub>16</sub>
0131 <sub>16</sub>	Group 1 Data Compare Register 1	G1CMP1	XX <sub>16</sub>
0132 <sub>16</sub>	Group 1 Data Compare Register 2	G1CMP2	XX <sub>16</sub>
0133 <sub>16</sub>	Group 1 Data Compare Register 3	G1CMP3	XX <sub>16</sub>
0134 <sub>16</sub>	Group 1 Data Mask Register 0	G1MSK0	XX <sub>16</sub>
0135 <sub>16</sub>	Group 1 Data Mask Register 1	G1MSK1	XX <sub>16</sub>
0136 <sub>16</sub>			
0137 <sub>16</sub>			
0138 <sub>16</sub>	Group 1 Receive CRC Code Register	G1RCRC	XX <sub>16</sub>
0139 <sub>16</sub>			XX <sub>16</sub>
013A <sub>16</sub>	Group 1 Transmit CRC Code Register	G1TCRC	00 <sub>16</sub>
013B <sub>16</sub>			00 <sub>16</sub>
013C <sub>16</sub>	Group 1 SI/O Extended Mode Register	G1EMR	00 <sub>16</sub>
013D <sub>16</sub>	Group 1 SI/O Extended Receive Control Register	G1ERC	00 <sub>16</sub>
013E <sub>16</sub>	Group 1 SI/O Special Communication Interrupt Detect Register	G1IRF	0000 00XX <sub>2</sub>
013F <sub>16</sub>	Group 1 SI/O Extended Transmit Control Register	G1ETC	0000 0XXX <sub>2</sub>
0140 <sub>16</sub>	Group 2 Waveform Generating Register 0	G2PO0	XX <sub>16</sub>
0141 <sub>16</sub>			XX <sub>16</sub>
0142 <sub>16</sub>	Group 2 Waveform Generating Register 1	G2PO1	XX <sub>16</sub>
0143 <sub>16</sub>			XX <sub>16</sub>
0144 <sub>16</sub>	Group 2 Waveform Generating Register 2	G2PO2	XX <sub>16</sub>
0145 <sub>16</sub>			XX <sub>16</sub>
0146 <sub>16</sub>	Group 2 Waveform Generating Register 3	G2PO3	XX <sub>16</sub>
0147 <sub>16</sub>			XX <sub>16</sub>
0148 <sub>16</sub>	Group 2 Waveform Generating Register 4	G2PO4	XX <sub>16</sub>
0149 <sub>16</sub>			XX <sub>16</sub>
014A <sub>16</sub>	Group 2 Waveform Generating Register 5	G2PO5	XX <sub>16</sub>
014B <sub>16</sub>			XX <sub>16</sub>
014C <sub>16</sub>	Group 2 Waveform Generating Register 6	G2PO6	XX <sub>16</sub>
014D <sub>16</sub>			XX <sub>16</sub>
014E <sub>16</sub>	Group 2 Waveform Generating Register 7	G2PO7	XX <sub>16</sub>
014F <sub>16</sub>			XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0150 <sub>16</sub>	Group 2 Waveform Generating Control Register 0	G2POCR0	00 <sub>16</sub>
0151 <sub>16</sub>	Group 2 Waveform Generating Control Register 1	G2POCR1	00 <sub>16</sub>
0152 <sub>16</sub>	Group 2 Waveform Generating Control Register 2	G2POCR2	00 <sub>16</sub>
0153 <sub>16</sub>	Group 2 Waveform Generating Control Register 3	G2POCR3	00 <sub>16</sub>
0154 <sub>16</sub>	Group 2 Waveform Generating Control Register 4	G2POCR4	00 <sub>16</sub>
0155 <sub>16</sub>	Group 2 Waveform Generating Control Register 5	G2POCR5	00 <sub>16</sub>
0156 <sub>16</sub>	Group 2 Waveform Generating Control Register 6	G2POCR6	00 <sub>16</sub>
0157 <sub>16</sub>	Group 2 Waveform Generating Control Register 7	G2POCR7	00 <sub>16</sub>
0158 <sub>16</sub>			
0159 <sub>16</sub>			
015A <sub>16</sub>			
015B <sub>16</sub>			
015C <sub>16</sub>			
015D <sub>16</sub>			
015E <sub>16</sub>			
015F <sub>16</sub>			
0160 <sub>16</sub>	Group 2 Base Timer Register	G2BT	XX <sub>16</sub>
0161 <sub>16</sub>			XX <sub>16</sub>
0162 <sub>16</sub>	Group 2 Base Timer Control Register 0	G2BCR0	00 <sub>16</sub>
0163 <sub>16</sub>	Group 2 Base Timer Control Register 1	G2BCR1	00 <sub>16</sub>
0164 <sub>16</sub>	Base Timer Start Register	BTSR	XXXX 0000 <sub>2</sub>
0165 <sub>16</sub>			
0166 <sub>16</sub>	Group 2 Function Enable Register	G2FE	00 <sub>16</sub>
0167 <sub>16</sub>	Group 2 RTP Output Buffer Register	G2RTP	00 <sub>16</sub>
0168 <sub>16</sub>			
0169 <sub>16</sub>			
016A <sub>16</sub>	Group 2 SI/O Communication Mode Register	G2MR	00XX X000 <sub>2</sub>
016B <sub>16</sub>	Group 2 SI/O Communication Control Register	G2CR	0000 X000 <sub>2</sub>
016C <sub>16</sub>	Group 2 SI/O Transmit Buffer Register	G2TB	XX <sub>16</sub>
016D <sub>16</sub>			XX <sub>16</sub>
016E <sub>16</sub>	Group 2 SI/O Receive Buffer Register	G2RB	XX <sub>16</sub>
016F <sub>16</sub>			XX <sub>16</sub>
0170 <sub>16</sub>	Group 2 IEBus Address Register	IEAR	XX <sub>16</sub>
0171 <sub>16</sub>			XX <sub>16</sub>
0172 <sub>16</sub>	Group 2 IEBus Control Register	IECR	00XX X000 <sub>2</sub>
0173 <sub>16</sub>	Group 2 IEBus Transmit Interrupt Cause Detect Register	IETIF	XXX0 0000 <sub>2</sub>
0174 <sub>16</sub>	Group 2 IEBus Receive Interrupt Cause Detect Register	IERIF	XXX0 0000 <sub>2</sub>
0175 <sub>16</sub>			
0176 <sub>16</sub>			
0177 <sub>16</sub>			
0178 <sub>16</sub>	Input Function Select Register	IPS	00 <sub>16</sub>
0179 <sub>16</sub>			
017A <sub>16</sub>	Group 3 SI/O Communication Mode Register	G3MR	00XX 0000 <sub>2</sub>
017B <sub>16</sub>	Group 3 SI/O Communication Control Register	G3CR	0000 X000 <sub>2</sub>
017C <sub>16</sub>	Group 3 SI/O Transmit Buffer Register	G3TB	XX <sub>16</sub>
017D <sub>16</sub>			XX <sub>16</sub>
017E <sub>16</sub>	Group 3 SI/O Receive Buffer Register	G3RB	XX <sub>16</sub>
017F <sub>16</sub>			XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0180 <sub>16</sub> 0181 <sub>16</sub>	Group 3 Waveform Generating Register 0	G3PO0	XX <sub>16</sub> XX <sub>16</sub>
0182 <sub>16</sub> 0183 <sub>16</sub>	Group 3 Waveform Generating Register 1	G3PO1	XX <sub>16</sub> XX <sub>16</sub>
0184 <sub>16</sub> 0185 <sub>16</sub>	Group 3 Waveform Generating Register 2	G3PO2	XX <sub>16</sub> XX <sub>16</sub>
0186 <sub>16</sub> 0187 <sub>16</sub>	Group 3 Waveform Generating Register 3	G3PO3	XX <sub>16</sub> XX <sub>16</sub>
0188 <sub>16</sub> 0189 <sub>16</sub>	Group 3 Waveform Generating Register 4	G3PO4	XX <sub>16</sub> XX <sub>16</sub>
018A <sub>16</sub> 018B <sub>16</sub>	Group 3 Waveform Generating Register 5	G3PO5	XX <sub>16</sub> XX <sub>16</sub>
018C <sub>16</sub> 018D <sub>16</sub>	Group 3 Waveform Generating Register 6	G3PO6	XX <sub>16</sub> XX <sub>16</sub>
018E <sub>16</sub> 018F <sub>16</sub>	Group 3 Waveform Generating Register 7	G3PO7	XX <sub>16</sub> XX <sub>16</sub>
0190 <sub>16</sub>	Group 3 Waveform Generating Control Register 0	G3POCR0	00 <sub>16</sub>
0191 <sub>16</sub>	Group 3 Waveform Generating Control Register 1	G3POCR1	00 <sub>16</sub>
0192 <sub>16</sub>	Group 3 Waveform Generating Control Register 2	G3POCR2	00 <sub>16</sub>
0193 <sub>16</sub>	Group 3 Waveform Generating Control Register 3	G3POCR3	00 <sub>16</sub>
0194 <sub>16</sub>	Group 3 Waveform Generating Control Register 4	G3POCR4	00 <sub>16</sub>
0195 <sub>16</sub>	Group 3 Waveform Generating Control Register 5	G3POCR5	00 <sub>16</sub>
0196 <sub>16</sub>	Group 3 Waveform Generating Control Register 6	G3POCR6	00 <sub>16</sub>
0197 <sub>16</sub>	Group 3 Waveform Generating Control Register 7	G3POCR7	00 <sub>16</sub>
0198 <sub>16</sub> 0199 <sub>16</sub>	Group 3 Waveform Generating Mask Register 4	G3MK4	XX <sub>16</sub> XX <sub>16</sub>
019A <sub>16</sub> 019B <sub>16</sub>	Group 3 Waveform Generating Mask Register 5	G3MK5	XX <sub>16</sub> XX <sub>16</sub>
019C <sub>16</sub> 019D <sub>16</sub>	Group 3 Waveform Generating Mask Register 6	G3MK6	XX <sub>16</sub> XX <sub>16</sub>
019E <sub>16</sub> 019F <sub>16</sub>	Group 3 Waveform Generating Mask Register 7	G3MK7	XX <sub>16</sub> XX <sub>16</sub>
01A0 <sub>16</sub> 01A1 <sub>16</sub>	Group 3 Base Timer Register	G3BT	XX <sub>16</sub> XX <sub>16</sub>
01A2 <sub>16</sub>	Group 3 Base Timer Control Register 0	G3BCR0	00 <sub>16</sub>
01A3 <sub>16</sub>	Group 3 Base Timer Control Register 1	G3BCR1	00 <sub>16</sub>
01A4 <sub>16</sub>			
01A5 <sub>16</sub>			
01A6 <sub>16</sub>	Group 3 Function Enable Register	G3FE	00 <sub>16</sub>
01A7 <sub>16</sub>	Group 3 RTP Output Buffer Register	G3RTP	00 <sub>16</sub>
01A8 <sub>16</sub>			
01A9 <sub>16</sub>			
01AA <sub>16</sub>			
01AB <sub>16</sub>			
01AC <sub>16</sub>			
01AD <sub>16</sub>	Group 3 SI/O Communication Flag Register	G3FLG	XXXX XXX0 <sub>2</sub>
01AE <sub>16</sub>			
01AF <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
01B0 <sub>16</sub>			
01B1 <sub>16</sub>			
01B2 <sub>16</sub>			
01B3 <sub>16</sub>			
01B4 <sub>16</sub>			
01B5 <sub>16</sub>			
01B6 <sub>16</sub>			
01B7 <sub>16</sub>			
01B8 <sub>16</sub>			
01B9 <sub>16</sub>			
01BA <sub>16</sub>			
01BB <sub>16</sub>			
01BC <sub>16</sub>			
01BD <sub>16</sub>			
01BE <sub>16</sub>			
01BF <sub>16</sub>			
01C0 <sub>16</sub> 01C1 <sub>16</sub>	A/D1 Register 0	AD10	XX <sub>16</sub> XX <sub>16</sub>
01C2 <sub>16</sub> 01C3 <sub>16</sub>	A/D1 Register 1	AD11	XX <sub>16</sub> XX <sub>16</sub>
01C4 <sub>16</sub> 01C5 <sub>16</sub>	A/D1 Register 2	AD12	XX <sub>16</sub> XX <sub>16</sub>
01C6 <sub>16</sub> 01C7 <sub>16</sub>	A/D1 Register 3	AD13	XX <sub>16</sub> XX <sub>16</sub>
01C8 <sub>16</sub> 01C9 <sub>16</sub>	A/D1 Register 4	AD14	XX <sub>16</sub> XX <sub>16</sub>
01CA <sub>16</sub> 01CB <sub>16</sub>	A/D1 Register 5	AD15	XX <sub>16</sub> XX <sub>16</sub>
01CC <sub>16</sub> 01CD <sub>16</sub>	A/D1 Register 6	AD16	XX <sub>16</sub> XX <sub>16</sub>
01CE <sub>16</sub> 01CF <sub>16</sub>	A/D1 Register 7	AD17	XX <sub>16</sub> XX <sub>16</sub>
01D0 <sub>16</sub>			
01D1 <sub>16</sub>			
01D2 <sub>16</sub>			
01D3 <sub>16</sub>			
01D4 <sub>16</sub> 01D5 <sub>16</sub>	A/D1 Control Register 2	AD1CON2	X00X X000 <sub>2</sub>
01D6 <sub>16</sub> 01D7 <sub>16</sub>	A/D1 Control Register 0	AD1CON0	00 <sub>16</sub>
01D8 <sub>16</sub> 01D9 <sub>16</sub>	A/D1 Control Register 1	AD1CON1	XX00 0000 <sub>2</sub>
01DA <sub>16</sub>			
01DB <sub>16</sub>			
01DC <sub>16</sub>			
01DD <sub>16</sub>			
01DE <sub>16</sub>			
01DF <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.



Address	Register	Symbol	Value after RESET
01E0 <sub>16</sub>	CAN0 Message Slot Buffer 0 Standard ID0	C0SLOT0_0	XX <sub>16</sub>
01E1 <sub>16</sub>	CAN0 Message Slot Buffer 0 Standard ID1	C0SLOT0_1	XX <sub>16</sub>
01E2 <sub>16</sub>	CAN0 Message Slot Buffer 0 Extended ID0	C0SLOT0_2	XX <sub>16</sub>
01E3 <sub>16</sub>	CAN0 Message Slot Buffer 0 Extended ID1	C0SLOT0_3	XX <sub>16</sub>
01E4 <sub>16</sub>	CAN0 Message Slot Buffer 0 Extended ID2	C0SLOT0_4	XX <sub>16</sub>
01E5 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data Length Code	C0SLOT0_5	XX <sub>16</sub>
01E6 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 0	C0SLOT0_6	XX <sub>16</sub>
01E7 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 1	C0SLOT0_7	XX <sub>16</sub>
01E8 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 2	C0SLOT0_8	XX <sub>16</sub>
01E9 <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 3	C0SLOT0_9	XX <sub>16</sub>
01EA <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 4	C0SLOT0_10	XX <sub>16</sub>
01EB <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 5	C0SLOT0_11	XX <sub>16</sub>
01EC <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 6	C0SLOT0_12	XX <sub>16</sub>
01ED <sub>16</sub>	CAN0 Message Slot Buffer 0 Data 7	C0SLOT0_13	XX <sub>16</sub>
01EE <sub>16</sub>	CAN0 Message Slot Buffer 0 Time Stamp High-Order	C0SLOT0_14	XX <sub>16</sub>
01EF <sub>16</sub>	CAN0 Message Slot Buffer 0 Time Stamp Low-Order	C0SLOT0_15	XX <sub>16</sub>
01F0 <sub>16</sub>	CAN0 Message Slot Buffer 1 Standard ID0	C0SLOT1_0	XX <sub>16</sub>
01F1 <sub>16</sub>	CAN0 Message Slot Buffer 1 Standard ID1	C0SLOT1_1	XX <sub>16</sub>
01F2 <sub>16</sub>	CAN0 Message Slot Buffer 1 Extended ID0	C0SLOT1_2	XX <sub>16</sub>
01F3 <sub>16</sub>	CAN0 Message Slot Buffer 1 Extended ID1	C0SLOT1_3	XX <sub>16</sub>
01F4 <sub>16</sub>	CAN0 Message Slot Buffer 1 Extended ID2	C0SLOT1_4	XX <sub>16</sub>
01F5 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data Length Code	C0SLOT1_5	XX <sub>16</sub>
01F6 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 0	C0SLOT1_6	XX <sub>16</sub>
01F7 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 1	C0SLOT1_7	XX <sub>16</sub>
01F8 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 2	C0SLOT1_8	XX <sub>16</sub>
01F9 <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 3	C0SLOT1_9	XX <sub>16</sub>
01FA <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 4	C0SLOT1_10	XX <sub>16</sub>
01FB <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 5	C0SLOT1_11	XX <sub>16</sub>
01FC <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 6	C0SLOT1_12	XX <sub>16</sub>
01FD <sub>16</sub>	CAN0 Message Slot Buffer 1 Data 7	C0SLOT1_13	XX <sub>16</sub>
01FE <sub>16</sub>	CAN0 Message Slot Buffer 1 Time Stamp High-Order	C0SLOT1_14	XX <sub>16</sub>
01FF <sub>16</sub>	CAN0 Message Slot Buffer 1 Time Stamp Low-Order	C0SLOT1_15	XX <sub>16</sub>
0200 <sub>16</sub> 0201 <sub>16</sub>	CAN0 Control Register 0	C0CTLR0	XX01 0X012 <sup>(1)</sup> XXXX 00002 <sup>(1)</sup>
0202 <sub>16</sub> 0203 <sub>16</sub>	CAN0 Status Register	C0STR	0000 00002 <sup>(1)</sup> X000 0X012 <sup>(1)</sup>
0204 <sub>16</sub> 0205 <sub>16</sub>	CAN0 Extended ID Register	C0IDR	00 <sub>16</sub> <sup>(1)</sup> 00 <sub>16</sub> <sup>(1)</sup>
0206 <sub>16</sub> 0207 <sub>16</sub>	CAN0 Configuration Register	C0CONR	0000 XXXX2 <sup>(1)</sup> 0000 00002 <sup>(1)</sup>
0208 <sub>16</sub> 0209 <sub>16</sub>	CAN0 Time Stamp Register	C0TSR	00 <sub>16</sub> <sup>(1)</sup> 00 <sub>16</sub> <sup>(1)</sup>
020A <sub>16</sub>	CAN0 Transmit Error Count Register	C0TEC	00 <sub>16</sub> <sup>(1)</sup>
020B <sub>16</sub>	CAN0 Receive Error Count Register	C0REC	00 <sub>16</sub> <sup>(1)</sup>
020C <sub>16</sub> 020D <sub>16</sub>	CAN0 Slot Interrupt Status Register	C0SISTR	00 <sub>16</sub> <sup>(1)</sup> 00 <sub>16</sub> <sup>(1)</sup>
020E <sub>16</sub>			
020F <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

#### NOTES:

1. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
0210 <sub>16</sub>	CAN0 Slot Interrupt Mask Register	C0SIMKR	00 <sub>16</sub> <sup>(2)</sup>
0211 <sub>16</sub>			00 <sub>16</sub> <sup>(2)</sup>
0212 <sub>16</sub>			
0213 <sub>16</sub>			
0214 <sub>16</sub>	CAN0 Error Interrupt Mask Register	C0EIMKR	XXXX X000 <sub>2</sub> <sup>(2)</sup>
0215 <sub>16</sub>	CAN0 Error Interrupt Status Register	C0EISTR	XXXX X000 <sub>2</sub> <sup>(2)</sup>
0216 <sub>16</sub>			
0217 <sub>16</sub>	CAN0 Baud Rate Prescaler	C0BRP	0000 0001 <sub>2</sub> <sup>(2)</sup>
0218 <sub>16</sub>			
0219 <sub>16</sub>			
021A <sub>16</sub>			
021B <sub>16</sub>			
021C <sub>16</sub>			
021D <sub>16</sub>			
021E <sub>16</sub>			
021F <sub>16</sub>			
0220 <sub>16</sub>			
0221 <sub>16</sub>			
0222 <sub>16</sub>			
0223 <sub>16</sub>			
0224 <sub>16</sub>			
0225 <sub>16</sub>			
0226 <sub>16</sub>			
0227 <sub>16</sub>			
0228 <sub>16</sub>	CAN0 Global Mask Register Standard ID0	C0GMR0	XXX0 0000 <sub>2</sub> <sup>(2)</sup>
0229 <sub>16</sub>	CAN0 Global Mask Register Standard ID1	C0GMR1	XX00 0000 <sub>2</sub> <sup>(2)</sup>
022A <sub>16</sub>	CAN0 Global Mask Register Extended ID0	C0GMR2	XXXX 0000 <sub>2</sub> <sup>(2)</sup>
022B <sub>16</sub>	CAN0 Global Mask Register Extended ID1	C0GMR3	00 <sub>16</sub> <sup>(2)</sup>
022C <sub>16</sub>	CAN0 Global Mask Register Extended ID2	C0GMR4	XX00 0000 <sub>2</sub> <sup>(2)</sup>
022D <sub>16</sub>			
022E <sub>16</sub>			
022F <sub>16</sub>			
0230 <sub>16</sub>	CAN0 Message Slot 0 Control Register /	C0MCTL0/	0000 0000 <sub>2</sub> <sup>(2)</sup>
	CAN0 Local Mask Register A Standard ID0	C0LMAR0	XXX0 0000 <sub>2</sub> <sup>(2)</sup>
0231 <sub>16</sub>	CAN0 Message Slot 1 Control Register /	C0MCTL1/	0000 0000 <sub>2</sub> <sup>(2)</sup>
	CAN0 Local Mask Register A Standard ID1	C0LMAR1	XX00 0000 <sub>2</sub> <sup>(2)</sup>
0232 <sub>16</sub>	CAN0 Message Slot 2 Control Register /	C0MCTL2/	0000 0000 <sub>2</sub> <sup>(2)</sup>
	CAN0 Local Mask Register A Extended ID0	C0LMAR2	XXXX 0000 <sub>2</sub> <sup>(2)</sup>
0233 <sub>16</sub>	CAN0 Message Slot 3 Control Register /	C0MCTL3/	00 <sub>16</sub> <sup>(2)</sup>
	CAN0 Local Mask Register A Extended ID1	C0LMAR3	00 <sub>16</sub> <sup>(2)</sup>
0234 <sub>16</sub>	CAN0 Message Slot 4 Control Register /	C0MCTL4/	0000 0000 <sub>2</sub> <sup>(2)</sup>
	CAN0 Local Mask Register A Extended ID2	C0LMAR4	XX00 0000 <sub>2</sub> <sup>(2)</sup>
0235 <sub>16</sub>	CAN0 Message Slot 5 Control Register	C0MCTL5	00 <sub>16</sub> <sup>(2)</sup>
0236 <sub>16</sub>	CAN0 Message Slot 6 Control Register	C0MCTL6	00 <sub>16</sub> <sup>(2)</sup>
0237 <sub>16</sub>	CAN0 Message Slot 7 Control Register	C0MCTL7	00 <sub>16</sub> <sup>(2)</sup>
0238 <sub>16</sub>	CAN0 Message Slot 8 Control Register /	C0MCTL8/	0000 0000 <sub>2</sub> <sup>(2)</sup>
	CAN0 Local Mask Register B Standard ID0	C0LMBR0	XXX0 0000 <sub>2</sub> <sup>(2)</sup>

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## NOTES:

1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 0220<sub>16</sub> to 023F<sub>16</sub>.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET	
0239 <sub>16</sub>	CAN0 Message Slot 9 Control Register / CAN0 Local Mask Register B Standard ID1	C0MCTL9/ C0LMBR1	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>	<div style="display: flex; align-items: center;"> <div style="flex: 1; border-left: 1px solid black; margin: 0 5px;"></div> <div style="text-align: center;">↑</div> </div> <div style="text-align: center;">(Note 1)</div> <div style="display: flex; align-items: center;"> <div style="flex: 1; border-left: 1px solid black; margin: 0 5px;"></div> <div style="text-align: center;">↓</div> </div>
023A <sub>16</sub>	CAN0 Message Slot 10 Control Register / CAN0 Local Mask Register B Extended ID0	C0MCTL10/ C0LMBR2	0000 0000 <sub>2</sub> <sup>(2)</sup> XXXX 0000 <sub>2</sub> <sup>(2)</sup>	
023B <sub>16</sub>	CAN0 Message Slot 11 Control Register / CAN0 Local Mask Register B Extended ID1	C0MCTL11/ C0LMBR3	00 <sub>16</sub> <sup>(2)</sup> 00 <sub>16</sub> <sup>(2)</sup>	
023C <sub>16</sub>	CAN0 Message Slot 12 Control Register / CAN0 Local Mask Register B Extended ID2	C0MCTL12/ C0LMBR4	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>	
023D <sub>16</sub>	CAN0 Message Slot 13 Control Register	C0MCTL13	00 <sub>16</sub> <sup>(2)</sup>	
023E <sub>16</sub>	CAN0 Message Slot 14 Control Register	C0MCTL14	00 <sub>16</sub> <sup>(2)</sup>	
023F <sub>16</sub>	CAN0 Message Slot 15 Control Register	C0MCTL15	00 <sub>16</sub> <sup>(2)</sup>	
0240 <sub>16</sub>	CAN0 Slot Buffer Select Register	C0SBS	00 <sub>16</sub> <sup>(2)</sup>	
0241 <sub>16</sub>	CAN0 Control Register 1	C0CTLR1	XX00 00XX <sub>2</sub> <sup>(2)</sup>	
0242 <sub>16</sub>	CAN0 Sleep Control Register	C0SLPR	XXXX XXX0 <sub>2</sub>	
0243 <sub>16</sub>				
0244 <sub>16</sub>	CAN0 Acceptance Filter Support Register	C0AFS	00 <sub>16</sub> <sup>(2)</sup>	
0245 <sub>16</sub>			01 <sub>16</sub> <sup>(2)</sup>	
0246 <sub>16</sub>				
0247 <sub>16</sub>				
0248 <sub>16</sub>				
0249 <sub>16</sub>				
024A <sub>16</sub>				
024B <sub>16</sub>				
024C <sub>16</sub>				
024D <sub>16</sub>				
024E <sub>16</sub>				
024F <sub>16</sub>				
0250 <sub>16</sub>				
0251 <sub>16</sub>				
0252 <sub>16</sub>				
0253 <sub>16</sub>				
0254 <sub>16</sub>				
0255 <sub>16</sub>				
0256 <sub>16</sub>				
0257 <sub>16</sub>				
0258 <sub>16</sub>				
0259 <sub>16</sub>				
025A <sub>16</sub>				
025B <sub>16</sub>				
025C <sub>16</sub>				
025D <sub>16</sub>				
025E <sub>16</sub>				
025F <sub>16</sub>				
0260 <sub>16</sub>				
0261 <sub>16</sub> to 02BF <sub>16</sub>				

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 0220<sub>16</sub> to 023F<sub>16</sub>.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
02C0 <sub>16</sub> 02C1 <sub>16</sub>	X0 Register Y0 Register	X0R,Y0R	XX <sub>16</sub> XX <sub>16</sub>
02C2 <sub>16</sub> 02C3 <sub>16</sub>	X1 Register Y1 Register	X1R,Y1R	XX <sub>16</sub> XX <sub>16</sub>
02C4 <sub>16</sub> 02C5 <sub>16</sub>	X2 Register Y2 Register	X2R,Y2R	XX <sub>16</sub> XX <sub>16</sub>
02C6 <sub>16</sub> 02C7 <sub>16</sub>	X3 Register Y3 Register	X3R,Y3R	XX <sub>16</sub> XX <sub>16</sub>
02C8 <sub>16</sub> 02C9 <sub>16</sub>	X4 Register Y4 Register	X4R,Y4R	XX <sub>16</sub> XX <sub>16</sub>
02CA <sub>16</sub> 02CB <sub>16</sub>	X5 Register Y5 Register	X5R,Y5R	XX <sub>16</sub> XX <sub>16</sub>
02CC <sub>16</sub> 02CD <sub>16</sub>	X6 Register Y6 Register	X6R,Y6R	XX <sub>16</sub> XX <sub>16</sub>
02CE <sub>16</sub> 02CF <sub>16</sub>	X7 Register Y7 Register	X7R,Y7R	XX <sub>16</sub> XX <sub>16</sub>
02D0 <sub>16</sub> 02D1 <sub>16</sub>	X8 Register Y8 Register	X8R,Y8R	XX <sub>16</sub> XX <sub>16</sub>
02D2 <sub>16</sub> 02D3 <sub>16</sub>	X9 Register Y9 Register	X9R,Y9R	XX <sub>16</sub> XX <sub>16</sub>
02D4 <sub>16</sub> 02D5 <sub>16</sub>	X10 Register Y10 Register	X10R,Y10R	XX <sub>16</sub> XX <sub>16</sub>
02D6 <sub>16</sub> 02D7 <sub>16</sub>	X11 Register Y11 Register	X11R,Y11R	XX <sub>16</sub> XX <sub>16</sub>
02D8 <sub>16</sub> 02D9 <sub>16</sub>	X12 Register Y12 Register	X12R,Y12R	XX <sub>16</sub> XX <sub>16</sub>
02DA <sub>16</sub> 02DB <sub>16</sub>	X13 Register Y13 Register	X13R,Y13R	XX <sub>16</sub> XX <sub>16</sub>
02DC <sub>16</sub> 02DD <sub>16</sub>	X14 Register Y14 Register	X14R,Y14R	XX <sub>16</sub> XX <sub>16</sub>
02DE <sub>16</sub> 02DF <sub>16</sub>	X15 Register Y15 Register	X15R,Y15R	XX <sub>16</sub> XX <sub>16</sub>
02E0 <sub>16</sub>	XY Control Register	XYC	XXXX XX00 <sub>2</sub>
02E1 <sub>16</sub>			
02E2 <sub>16</sub>			
02E3 <sub>16</sub>			
02E4 <sub>16</sub>	UART1 Special Mode Register 4	U1SMR4	00 <sub>16</sub>
02E5 <sub>16</sub>	UART1 Special Mode Register 3	U1SMR3	00 <sub>16</sub>
02E6 <sub>16</sub>	UART1 Special Mode Register 2	U1SMR2	00 <sub>16</sub>
02E7 <sub>16</sub>	UART1 Special Mode Register	U1SMR	00 <sub>16</sub>
02E8 <sub>16</sub>	UART1 Transmit/Receive Mode Register	U1MR	00 <sub>16</sub>
02E9 <sub>16</sub>	UART1 Baud Rate Register	U1BRG	XX <sub>16</sub>
02EA <sub>16</sub> 02EB <sub>16</sub>	UART1 Transmit Buffer Register	U1TB	XX <sub>16</sub> XX <sub>16</sub>
02EC <sub>16</sub>	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000 <sub>2</sub>
02ED <sub>16</sub>	UART1 Transmit/Receive Control Register 1	U1C1	0000 0010 <sub>2</sub>
02EE <sub>16</sub> 02EF <sub>16</sub>	UART1 Receive Buffer Register	U1RB	XX <sub>16</sub> XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
02F0 <sub>16</sub>			
02F1 <sub>16</sub>			
02F2 <sub>16</sub>			
02F3 <sub>16</sub>			
02F4 <sub>16</sub>	UART4 Special Mode Register 4	U4SMR4	00 <sub>16</sub>
02F5 <sub>16</sub>	UART4 Special Mode Register 3	U4SMR3	00 <sub>16</sub>
02F6 <sub>16</sub>	UART4 Special Mode Register 2	U4SMR2	00 <sub>16</sub>
02F7 <sub>16</sub>	UART4 Special Mode Register	U4SMR	00 <sub>16</sub>
02F8 <sub>16</sub>	UART4 Transmit/Receive Mode Register	U4MR	00 <sub>16</sub>
02F9 <sub>16</sub>	UART4 Baud Rate Register	U4BRG	XX <sub>16</sub>
02FA <sub>16</sub>	UART4 Transmit Buffer Register	U4TB	XX <sub>16</sub>
02FB <sub>16</sub>			XX <sub>16</sub>
02FC <sub>16</sub>	UART4 Transmit/Receive Control Register 0	U4C0	0000 1000 <sub>2</sub>
02FD <sub>16</sub>	UART4 Transmit/Receive Control Register 1	U4C1	0000 0010 <sub>2</sub>
02FE <sub>16</sub>	UART4 Receive Buffer Register	U4RB	XX <sub>16</sub>
02FF <sub>16</sub>			XX <sub>16</sub>
0300 <sub>16</sub>	Timer B3, B4, B5 Count Start Flag	TBSR	000X XXXX <sub>2</sub>
0301 <sub>16</sub>			
0302 <sub>16</sub>	Timer A1-1 Register	TA11	XX <sub>16</sub>
0303 <sub>16</sub>			XX <sub>16</sub>
0304 <sub>16</sub>	Timer A2-1 Register	TA21	XX <sub>16</sub>
0305 <sub>16</sub>			XX <sub>16</sub>
0306 <sub>16</sub>	Timer A4-1 Register	TA41	XX <sub>16</sub>
0307 <sub>16</sub>			XX <sub>16</sub>
0308 <sub>16</sub>	Three-Phase PWM Control Register 0	INVC0	00 <sub>16</sub>
0309 <sub>16</sub>	Three-Phase PWM Control Register 1	INVC1	00 <sub>16</sub>
030A <sub>16</sub>	Three-Phase output Buffer Register 0	IDB0	XX11 1111 <sub>2</sub>
030B <sub>16</sub>	Three-Phase output Buffer Register 1	IDB1	XX11 1111 <sub>2</sub>
030C <sub>16</sub>	Dead Time Timer	DTT	XX <sub>16</sub>
030D <sub>16</sub>	Timer B2 Interrupt Generating Frequency Set Counter	ICTB2	XX <sub>16</sub>
030E <sub>16</sub>			
030F <sub>16</sub>			
0310 <sub>16</sub>	Timer B3 Register	TB3	XX <sub>16</sub>
0311 <sub>16</sub>			XX <sub>16</sub>
0312 <sub>16</sub>	Timer B4 Register	TB4	XX <sub>16</sub>
0313 <sub>16</sub>			XX <sub>16</sub>
0314 <sub>16</sub>	Timer B5 Register	TB5	XX <sub>16</sub>
0315 <sub>16</sub>			XX <sub>16</sub>
0316 <sub>16</sub>			
0317 <sub>16</sub>			
0318 <sub>16</sub>			
0319 <sub>16</sub>			
031A <sub>16</sub>			
031B <sub>16</sub>	Timer B3 Mode Register	TB3MR	00XX 0000 <sub>2</sub>
031C <sub>16</sub>	Timer B4 Mode Register	TB4MR	00XX 0000 <sub>2</sub>
031D <sub>16</sub>	Timer B5 Mode Register	TB5MR	00XX 0000 <sub>2</sub>
031E <sub>16</sub>			
031F <sub>16</sub>	External Interrupt Cause Select Register	IFSR	00 <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0320 <sub>16</sub>			
0321 <sub>16</sub>			
0322 <sub>16</sub>			
0323 <sub>16</sub>			
0324 <sub>16</sub>	UART3 Special Mode Register 4	U3SMR4	00 <sub>16</sub>
0325 <sub>16</sub>	UART3 Special Mode Register 3	U3SMR3	00 <sub>16</sub>
0326 <sub>16</sub>	UART3 Special Mode Register 2	U3SMR2	00 <sub>16</sub>
0327 <sub>16</sub>	UART3 Special Mode Register	U3SMR	00 <sub>16</sub>
0328 <sub>16</sub>	UART3 Transmit/Receive Mode Register	U3MR	00 <sub>16</sub>
0329 <sub>16</sub>	UART3 Baud Rate Register	U3BRG	XX <sub>16</sub>
032A <sub>16</sub>	UART3 Transmit Buffer Register	U3TB	XX <sub>16</sub>
032B <sub>16</sub>			XX <sub>16</sub>
032C <sub>16</sub>	UART3 Transmit/Receive Control Register 0	U3C0	0000 1000 <sub>2</sub>
032D <sub>16</sub>	UART3 Transmit/Receive Control Register 1	U3C1	0000 0010 <sub>2</sub>
032E <sub>16</sub>	UART3 Receive Buffer Register	U3RB	XX <sub>16</sub>
032F <sub>16</sub>			XX <sub>16</sub>
0330 <sub>16</sub>			
0331 <sub>16</sub>			
0332 <sub>16</sub>			
0333 <sub>16</sub>			
0334 <sub>16</sub>	UART2 Special Mode Register 4	U2SMR4	00 <sub>16</sub>
0335 <sub>16</sub>	UART2 Special Mode Register 3	U2SMR3	00 <sub>16</sub>
0336 <sub>16</sub>	UART2 Special Mode Register 2	U2SMR2	00 <sub>16</sub>
0337 <sub>16</sub>	UART2 Special Mode Register	U2SMR	00 <sub>16</sub>
0338 <sub>16</sub>	UART2 Transmit/Receive Mode Register	U2MR	00 <sub>16</sub>
0339 <sub>16</sub>	UART2 Baud Rate Register	U2BRG	XX <sub>16</sub>
033A <sub>16</sub>	UART2 Transmit Buffer Register	U2TB	XX <sub>16</sub>
033B <sub>16</sub>			XX <sub>16</sub>
033C <sub>16</sub>	UART2 Transmit/Receive Control Register 0	U2C0	0000 1000 <sub>2</sub>
033D <sub>16</sub>	UART2 Transmit/Receive Control Register 1	U2C1	0000 0010 <sub>2</sub>
033E <sub>16</sub>	UART2 Receive Buffer Register	U2RB	XX <sub>16</sub>
033F <sub>16</sub>			XX <sub>16</sub>
0340 <sub>16</sub>	Count Start Flag	TABSR	00 <sub>16</sub>
0341 <sub>16</sub>	Clock Prescaler Reset Flag	CPSRF	0XXX XXXX <sub>2</sub>
0342 <sub>16</sub>	One-Shot Start Flag	ONSF	00 <sub>16</sub>
0343 <sub>16</sub>	Trigger Select Register	TRGSR	00 <sub>16</sub>
0344 <sub>16</sub>	Up-Down Flag	UDF	00 <sub>16</sub>
0345 <sub>16</sub>			
0346 <sub>16</sub>	Timer A0 Register	TA0	XX <sub>16</sub>
0347 <sub>16</sub>			XX <sub>16</sub>
0348 <sub>16</sub>	Timer A1 Register	TA1	XX <sub>16</sub>
0349 <sub>16</sub>			XX <sub>16</sub>
034A <sub>16</sub>	Timer A2 Register	TA2	XX <sub>16</sub>
034B <sub>16</sub>			XX <sub>16</sub>
034C <sub>16</sub>	Timer A3 Register	TA3	XX <sub>16</sub>
034D <sub>16</sub>			XX <sub>16</sub>
034E <sub>16</sub>	Timer A4 Register	TA4	XX <sub>16</sub>
034F <sub>16</sub>			XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0350 <sub>16</sub> 0351 <sub>16</sub>	Timer B0 Register	TB0	XX <sub>16</sub> XX <sub>16</sub>
0352 <sub>16</sub> 0353 <sub>16</sub>	Timer B1 Register	TB1	XX <sub>16</sub> XX <sub>16</sub>
0354 <sub>16</sub> 0355 <sub>16</sub>	Timer B2 Register	TB2	XX <sub>16</sub> XX <sub>16</sub>
0356 <sub>16</sub>	Timer A0 Mode Register	TA0MR	0000 0X00 <sub>2</sub>
0357 <sub>16</sub>	Timer A1 Mode Register	TA1MR	0000 0X00 <sub>2</sub>
0358 <sub>16</sub>	Timer A2 Mode Register	TA2MR	0000 0X00 <sub>2</sub>
0359 <sub>16</sub>	Timer A3 Mode Register	TA3MR	0000 0X00 <sub>2</sub>
035A <sub>16</sub>	Timer A4 Mode Register	TA4MR	0000 0X00 <sub>2</sub>
035B <sub>16</sub>	Timer B0 Mode Register	TB0MR	00XX 0000 <sub>2</sub>
035C <sub>16</sub>	Timer B1 Mode register	TB1MR	00XX 0000 <sub>2</sub>
035D <sub>16</sub>	Timer B2 Mode Register	TB2MR	00XX 0000 <sub>2</sub>
035E <sub>16</sub>	Timer B2 Special Mode Register	TB2SC	XXXX XXX0 <sub>2</sub>
035F <sub>16</sub>	Count Source Prescaler Register <sup>(1)</sup>	TCSPR	0XXX 0000 <sub>2</sub>
0360 <sub>16</sub>			
0361 <sub>16</sub>			
0362 <sub>16</sub>			
0363 <sub>16</sub>			
0364 <sub>16</sub>	UART0 Special Mode Register 4	U0SMR4	00 <sub>16</sub>
0365 <sub>16</sub>	UART0 Special Mode Register 3	U0SMR3	00 <sub>16</sub>
0366 <sub>16</sub>	UART0 Special Mode Register 2	U0SMR2	00 <sub>16</sub>
0367 <sub>16</sub>	UART0 Special Mode Register	U0SMR	00 <sub>16</sub>
0368 <sub>16</sub>	UART0 Transmit/Receive Mode Register	U0MR	00 <sub>16</sub>
0369 <sub>16</sub>	UART0 Baud Rate Register	U0BRG	XX <sub>16</sub>
036A <sub>16</sub> 036B <sub>16</sub>	UART0 Transmit Buffer Register	U0TB	XX <sub>16</sub> XX <sub>16</sub>
036C <sub>16</sub>	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000 <sub>2</sub>
036D <sub>16</sub>	UART0 Transmit/Receive Control Register 1	U0C1	0000 0010 <sub>2</sub>
036E <sub>16</sub> 036F <sub>16</sub>	UART0 Receive Buffer Register	U0RB	XX <sub>16</sub> XX <sub>16</sub>
0370 <sub>16</sub>			
0371 <sub>16</sub>			
0372 <sub>16</sub>			
0373 <sub>16</sub>			
0374 <sub>16</sub>			
0375 <sub>16</sub>			
0376 <sub>16</sub>	PLL Control Register 0	PLC0	0011 X100 <sub>2</sub>
0377 <sub>16</sub>	PLL Control Register 1	PLC1	XXXX 0000 <sub>2</sub>
0378 <sub>16</sub>	DMA0 Cause Select Register	DM0SL	0X00 0000 <sub>2</sub>
0379 <sub>16</sub>	DMA1 Cause Select Register	DM1SL	0X00 0000 <sub>2</sub>
037A <sub>16</sub>	DMA2 Cause Select Register	DM2SL	0X00 0000 <sub>2</sub>
037B <sub>16</sub>	DMA3 Cause Select Register	DM3SL	0X00 0000 <sub>2</sub>
037C <sub>16</sub> 037D <sub>16</sub>	CRC Data Register	CRCD	XX <sub>16</sub> XX <sub>16</sub>
037E <sub>16</sub> 037F <sub>16</sub>	CRC Input Register	CRCIN	XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The TCSPR register maintains the values set before reset even if software reset or watchdog timer reset is performed.

Address	Register	Symbol	Value after RESET
0380 <sub>16</sub> 0381 <sub>16</sub>	A/D0 Register 0	AD00	XX <sub>16</sub> XX <sub>16</sub>
0382 <sub>16</sub> 0383 <sub>16</sub>	A/D0 Register 1	AD01	XX <sub>16</sub> XX <sub>16</sub>
0384 <sub>16</sub> 0385 <sub>16</sub>	A/D0 Register 2	AD02	XX <sub>16</sub> XX <sub>16</sub>
0386 <sub>16</sub> 0387 <sub>16</sub>	A/D0 Register 3	AD03	XX <sub>16</sub> XX <sub>16</sub>
0388 <sub>16</sub> 0389 <sub>16</sub>	A/D0 Register 4	AD04	XX <sub>16</sub> XX <sub>16</sub>
038A <sub>16</sub> 038B <sub>16</sub>	A/D0 Register 5	AD05	XX <sub>16</sub> XX <sub>16</sub>
038C <sub>16</sub> 038D <sub>16</sub>	A/D0 Register 6	AD06	XX <sub>16</sub> XX <sub>16</sub>
038E <sub>16</sub> 038F <sub>16</sub>	A/D0 Register 7	AD07	XX <sub>16</sub> XX <sub>16</sub>
0390 <sub>16</sub>			
0391 <sub>16</sub>			
0392 <sub>16</sub>			
0393 <sub>16</sub>			
0394 <sub>16</sub> 0395 <sub>16</sub>	A/D0 Control Register 2	AD0CON2	X000 0000 <sub>2</sub>
0396 <sub>16</sub>	A/D0 Control Register 0	AD0CON0	00 <sub>16</sub>
0397 <sub>16</sub>	A/D0 Control Register 1	AD0CON1	00 <sub>16</sub>
0398 <sub>16</sub> 0399 <sub>16</sub>	D/A Register 0	DA0	XX <sub>16</sub>
039A <sub>16</sub> 039B <sub>16</sub>	D/A Register 1	DA1	XX <sub>16</sub>
039C <sub>16</sub> 039D <sub>16</sub>	D/A Control Register	DACON	XXXX XX00 <sub>2</sub>
039E <sub>16</sub>			
039F <sub>16</sub>			

X: Indeterminate

Blank spaces are reserved. No access is allowed.



&lt;144-pin package&gt;

Address	Register	Symbol	Value after RESET
03A0 <sub>16</sub>	Function Select Register A8	PS8	X000 0000 <sub>2</sub>
03A1 <sub>16</sub>	Function Select Register A9	PS9	00 <sub>16</sub>
03A2 <sub>16</sub>			
03A3 <sub>16</sub>			
03A4 <sub>16</sub>			
03A5 <sub>16</sub>			
03A6 <sub>16</sub>			
03A7 <sub>16</sub>			
03A8 <sub>16</sub>			
03A9 <sub>16</sub>			
03AA <sub>16</sub>			
03AB <sub>16</sub>			
03AC <sub>16</sub>			
03AD <sub>16</sub>			
03AE <sub>16</sub>			
03AF <sub>16</sub>	Function Select Register C	PSC	00X0 0000 <sub>2</sub>
03B0 <sub>16</sub>	Function Select Register A0	PS0	00 <sub>16</sub>
03B1 <sub>16</sub>	Function Select Register A1	PS1	00 <sub>16</sub>
03B2 <sub>16</sub>	Function Select Register B0	PSL0	00 <sub>16</sub>
03B3 <sub>16</sub>	Function Select Register B1	PSL1	00 <sub>16</sub>
03B4 <sub>16</sub>	Function Select Register A2	PS2	00X0 0000 <sub>2</sub>
03B5 <sub>16</sub>	Function Select Register A3	PS3	00 <sub>16</sub>
03B6 <sub>16</sub>	Function Select Register B2	PSL2	00X0 0000 <sub>2</sub>
03B7 <sub>16</sub>	Function Select Register B3	PSL3	00 <sub>16</sub>
03B8 <sub>16</sub>			
03B9 <sub>16</sub>	Function Select Register A5	PS5	XXX0 0000 <sub>2</sub>
03BA <sub>16</sub>			
03BB <sub>16</sub>			
03BC <sub>16</sub>	Function Select Register A6	PS6	00 <sub>16</sub>
03BD <sub>16</sub>	Function Select Register A7	PS7	00 <sub>16</sub>
03BE <sub>16</sub>			
03BF <sub>16</sub>			
03C0 <sub>16</sub>	Port P6 Register	P6	XX <sub>16</sub>
03C1 <sub>16</sub>	Port P7 Register	P7	XX <sub>16</sub>
03C2 <sub>16</sub>	Port P6 Direction Register	PD6	00 <sub>16</sub>
03C3 <sub>16</sub>	Port P7 Direction Register	PD7	00 <sub>16</sub>
03C4 <sub>16</sub>	Port P8 Register	P8	XX <sub>16</sub>
03C5 <sub>16</sub>	Port P9 Register	P9	XX <sub>16</sub>
03C6 <sub>16</sub>	Port P8 Direction Register	PD8	00X0 0000 <sub>2</sub>
03C7 <sub>16</sub>	Port P9 Direction Register	PD9	00 <sub>16</sub>
03C8 <sub>16</sub>	Port P10 Register	P10	XX <sub>16</sub>
03C9 <sub>16</sub>	Port P11 Register	P11	XX <sub>16</sub>
03CA <sub>16</sub>	Port P10 Direction Register	PD10	00 <sub>16</sub>
03CB <sub>16</sub>	Port P11 Direction Register	PD11	XXX0 0000 <sub>2</sub>
03CC <sub>16</sub>	Port P12 Register	P12	XX <sub>16</sub>
03CD <sub>16</sub>	Port P13 Register	P13	XX <sub>16</sub>
03CE <sub>16</sub>	Port P12 Direction Register	PD12	00 <sub>16</sub>
03CF <sub>16</sub>	Port P13 Direction Register	PD13	00 <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

&lt;144-pin package&gt;

Address	Register	Symbol	Value after RESET
03D0 <sub>16</sub>	Port P14 Register	P14	XX <sub>16</sub>
03D1 <sub>16</sub>	Port P15 Register	P15	XX <sub>16</sub>
03D2 <sub>16</sub>	Port P14 Direction Register	PD14	X000 0000 <sub>2</sub>
03D3 <sub>16</sub>	Port P15 Direction Register	PD15	00 <sub>16</sub>
03D4 <sub>16</sub>			
03D5 <sub>16</sub>			
03D6 <sub>16</sub>			
03D7 <sub>16</sub>			
03D8 <sub>16</sub>			
03D9 <sub>16</sub>			
03DA <sub>16</sub>	Pull-Up Control Register 2	PUR2	00 <sub>16</sub>
03DB <sub>16</sub>	Pull-Up Control Register 3	PUR3	00 <sub>16</sub>
03DC <sub>16</sub>	Pull-Up Control Register 4	PUR4	XXXX 0000 <sub>2</sub>
03DD <sub>16</sub>			
03DE <sub>16</sub>			
03DF <sub>16</sub>			
03E0 <sub>16</sub>	Port P0 Register	P0	XX <sub>16</sub>
03E1 <sub>16</sub>	Port P1 Register	P1	XX <sub>16</sub>
03E2 <sub>16</sub>	Port P0 Direction Register	PD0	00 <sub>16</sub>
03E3 <sub>16</sub>	Port P1 Direction Register	PD1	00 <sub>16</sub>
03E4 <sub>16</sub>	Port P2 Register	P2	XX <sub>16</sub>
03E5 <sub>16</sub>	Port P3 Register	P3	XX <sub>16</sub>
03E6 <sub>16</sub>	Port P2 Direction Register	PD2	00 <sub>16</sub>
03E7 <sub>16</sub>	Port P3 Direction Register	PD3	00 <sub>16</sub>
03E8 <sub>16</sub>	Port P4 Register	P4	XX <sub>16</sub>
03E9 <sub>16</sub>	Port P5 Register	P5	XX <sub>16</sub>
03EA <sub>16</sub>	Port P4 Direction Register	PD4	00 <sub>16</sub>
03EB <sub>16</sub>	Port P5 Direction Register	PD5	00 <sub>16</sub>
03EC <sub>16</sub>			
03ED <sub>16</sub>			
03EE <sub>16</sub>			
03EF <sub>16</sub>			
03F0 <sub>16</sub>	Pull-Up Control Register 0	PUR0	00 <sub>16</sub>
03F1 <sub>16</sub>	Pull-Up Control Register 1	PUR1	XXXX 0000 <sub>2</sub>
03F2 <sub>16</sub>			
03F3 <sub>16</sub>			
03F4 <sub>16</sub>			
03F5 <sub>16</sub>			
03F6 <sub>16</sub>			
03F7 <sub>16</sub>			
03F8 <sub>16</sub>			
03F9 <sub>16</sub>			
03FA <sub>16</sub>			
03FB <sub>16</sub>			
03FC <sub>16</sub>			
03FD <sub>16</sub>			
03FE <sub>16</sub>			
03FF <sub>16</sub>	Port Control Register	PCR	XXXX XXX0 <sub>2</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.



&lt;100-pin package&gt;

Address	Register	Symbol	Value after RESET	
03A0 <sub>16</sub>				(Note 2)
03A1 <sub>16</sub>				
03A2 <sub>16</sub>				
03A3 <sub>16</sub>				
03A4 <sub>16</sub>				
03A5 <sub>16</sub>				
03A6 <sub>16</sub>				
03A7 <sub>16</sub>				
03A8 <sub>16</sub>				
03A9 <sub>16</sub>				
03AA <sub>16</sub>				
03AB <sub>16</sub>				
03AC <sub>16</sub>				
03AD <sub>16</sub>				
03AE <sub>16</sub>				
03AF <sub>16</sub>	Function Select Register C	PSC	0X00 0000 <sub>2</sub>	
03B0 <sub>16</sub>	Function Select Register A0	PS0	00 <sub>16</sub>	(Note 2)
03B1 <sub>16</sub>	Function Select Register A1	PS1	00 <sub>16</sub>	
03B2 <sub>16</sub>	Function Select Register B0	PSL0	00 <sub>16</sub>	
03B3 <sub>16</sub>	Function Select Register B1	PSL1	00 <sub>16</sub>	
03B4 <sub>16</sub>	Function Select Register A2	PS2	00X0 0000 <sub>2</sub>	
03B5 <sub>16</sub>	Function Select Register A3	PS3	00 <sub>16</sub>	
03B6 <sub>16</sub>	Function Select Register B2	PSL2	00X0 0000 <sub>2</sub>	
03B7 <sub>16</sub>	Function Select Register B3	PSL3	00 <sub>16</sub>	
03B8 <sub>16</sub>				
03B9 <sub>16</sub>				
03BA <sub>16</sub>				
03BB <sub>16</sub>				
03BC <sub>16</sub>				(Note 2)
03BD <sub>16</sub>				
03BE <sub>16</sub>				
03BF <sub>16</sub>				
03C0 <sub>16</sub>	Port P6 Register	P6	XX <sub>16</sub>	
03C1 <sub>16</sub>	Port P7 Register	P7	XX <sub>16</sub>	
03C2 <sub>16</sub>	Port P6 Direction Register	PD6	00 <sub>16</sub>	
03C3 <sub>16</sub>	Port P7 Direction Register	PD7	00 <sub>16</sub>	
03C4 <sub>16</sub>	Port P8 Register	P8	XX <sub>16</sub>	
03C5 <sub>16</sub>	Port P9 Register	P9	XX <sub>16</sub>	
03C6 <sub>16</sub>	Port P8 Direction Register	PD8	00X0 0000 <sub>2</sub>	
03C7 <sub>16</sub>	Port P9 Direction Register	PD9	00 <sub>16</sub>	
03C8 <sub>16</sub>	Port P10 Register	P10	XX <sub>16</sub>	
03C9 <sub>16</sub>				(Note 2)
03CA <sub>16</sub>	Port P10 Direction Register	PD10	00 <sub>16</sub>	
03CB <sub>16</sub>				
03CC <sub>16</sub>				
03CD <sub>16</sub>				
03CE <sub>16</sub>				
03CF <sub>16</sub>				

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## NOTES:

1.  Set address spaces 03CB<sub>16</sub>, 03CE<sub>16</sub> and 03CF<sub>16</sub> to "FF<sub>16</sub>" in the 100-pin package.
2.  Address spaces 03A0<sub>16</sub>, 03A1<sub>16</sub>, 03B9<sub>16</sub>, 03BC<sub>16</sub>, 03BD<sub>16</sub>, 03C9<sub>16</sub>, 03CC<sub>16</sub> and 03CD<sub>16</sub> are not provided in the 100-pin package.




&lt;100-pin package&gt;

Address	Register	Symbol	Value after RESET	
03D0 <sub>16</sub>				(Note 3)
03D1 <sub>16</sub>				
03D2 <sub>16</sub>				(Note 1)
03D3 <sub>16</sub>				
03D4 <sub>16</sub>				
03D5 <sub>16</sub>				
03D6 <sub>16</sub>				
03D7 <sub>16</sub>				
03D8 <sub>16</sub>				
03D9 <sub>16</sub>				
03DA <sub>16</sub>	Pull-up Control Register 2	PUR2	00 <sub>16</sub>	
03DB <sub>16</sub>	Pull-up Control Register 3	PUR3	00 <sub>16</sub>	
03DC <sub>16</sub>				(Note 2)
03DD <sub>16</sub>				
03DE <sub>16</sub>				
03DF <sub>16</sub>				
03E0 <sub>16</sub>	Port P0 Register	P0	XX <sub>16</sub>	
03E1 <sub>16</sub>	Port P1 Register	P1	XX <sub>16</sub>	
03E2 <sub>16</sub>	Port P0 Direction Register	PD0	00 <sub>16</sub>	
03E3 <sub>16</sub>	Port P1 Direction Register	PD1	00 <sub>16</sub>	
03E4 <sub>16</sub>	Port P2 Register	P2	XX <sub>16</sub>	
03E5 <sub>16</sub>	Port P3 Register	P3	XX <sub>16</sub>	
03E6 <sub>16</sub>	Port P2 Direction Register	PD2	00 <sub>16</sub>	
03E7 <sub>16</sub>	Port P3 Direction Register	PD3	00 <sub>16</sub>	
03E8 <sub>16</sub>	Port P4 Register	P4	XX <sub>16</sub>	
03E9 <sub>16</sub>	Port P5 Register	P5	XX <sub>16</sub>	
03EA <sub>16</sub>	Port P4 Direction Register	PD4	00 <sub>16</sub>	
03EB <sub>16</sub>	Port P5 Direction Register	PD5	00 <sub>16</sub>	
03EC <sub>16</sub>				
03ED <sub>16</sub>				
03EE <sub>16</sub>				
03EF <sub>16</sub>				
03F0 <sub>16</sub>	Pull-Up Control Register 0	PUR0	00 <sub>16</sub>	
03F1 <sub>16</sub>	Pull-Up Control Register 1	PUR1	XXXX 0000 <sub>2</sub>	
03F2 <sub>16</sub>				
03F3 <sub>16</sub>				
03F4 <sub>16</sub>				
03F5 <sub>16</sub>				
03F6 <sub>16</sub>				
03F7 <sub>16</sub>				
03F8 <sub>16</sub>				
03F9 <sub>16</sub>				
03FA <sub>16</sub>				
03FB <sub>16</sub>				
03FC <sub>16</sub>				
03FD <sub>16</sub>				
03FE <sub>16</sub>				
03FF <sub>16</sub>	Port Control Register	PCR	XXXX XXX0 <sub>2</sub>	

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1.  Set address spaces 03D2<sub>16</sub> and 03D3<sub>16</sub> to "FF<sub>16</sub>" in the 100-pin package.
2.  Set address spaces 03DC<sub>16</sub> to "00<sub>16</sub>" in the 100-pin package.
3.  Address spaces 03D0<sub>16</sub> and 03D1<sub>16</sub> are not provided in the 100-pin package.

## 5. Reset

Hardware reset, software reset, and watchdog timer reset are available to reset the microcomputer.

### 5.1 Hardware Reset

#### 5.1.1 Reset on a Stable Supply Voltage

The microcomputer resets pins, the CPU and SFR when the supply voltage meets the recommended performance conditions while an "L" signal is applied to the  $\overline{\text{RESET}}$  pin (see **Table 5.1**). Apply an "H" signal to the  $\overline{\text{RESET}}$  pin again after 20 or more clock cycles are input to the XIN pin while applying an "L" to the  $\overline{\text{RESET}}$  pin. The CPU and SFR are reset and programs run from the address indicated by the reset vector.


The internal RAM is not reset. When the  $\overline{\text{RESET}}$  pin becomes "L" while writing data to the internal RAM, the internal RAM is in an indeterminate state.

#### 5.1.2 Power-on Reset

The microcomputer resets pins, the CPU and SFR when the supply voltage applied to the VCC pin meets the recommended performance conditions while an "L" signal is applied to the  $\overline{\text{RESET}}$  pin. (See **Table 5.1**.)

The CPU and SFR are reset when the signal applied to the  $\overline{\text{RESET}}$  pin changes low ("L") to high ("H") after the main clock oscillation stabilizes and 20 or more clock cycles are applied to the XIN pin. Programs run from the address indicated by the reset vector. The internal RAM is in a indeterminate state

Figure 5.1 shows a reset circuit. Figure 5.2 shows a reset sequence. Figure 5.3 shows CPU register conditions after reset. Table 5.1 lists pin states while the  $\overline{\text{RESET}}$  pin is held "L". Refer to **4. SFR** for SFR states after reset.



**Figure 5.1 Reset Circuit**




Figure 5.2 Reset Sequence

**Table 5.1 Pin States while RESET Pin is Held "L"**

Pin Name	Pin States		
	CNVss = Vss	CNVss = Vcc	
		BYTE = Vss	BYTE = Vcc
P0	Input port (high-impedance)	Data input (high-impedance)	
P1	Input port (high-impedance)	Data input (high-impedance)	Input port (high-impedance)
P2, P3, P4	Input port (high-impedance)	Address output (indeterminate)	
P50	Input port (high-impedance)	$\overline{WR}$ output (output "H")	
P51	Input port (high-impedance)	$\overline{BHE}$ output (indeterminate)	
P52	Input port (high-impedance)	$\overline{RD}$ output (output "H")	
P53	Input port (high-impedance)	BCLK output	
P54	Input port (high-impedance)	$\overline{HLDA}$ output (output value depends on an input to $\overline{HOLD}$ pin)	
P55	Input port (high-impedance)	$\overline{HOLD}$ input (high-impedance)	
P56	Input port (high-impedance)	$\overline{RAS}$ output	
P57	Input port (high-impedance)	$\overline{RDY}$ input (high-impedance)	
P6 to P15 <sup>(1)</sup>	Input port (high-impedance)	Input port (high-impedance)	

NOTES:

1. Ports P11 to P15 are provided in the 144-pin package.

## 5.2 Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), pins, the CPU and SFR are reset. Then the microcomputer executes the program from an address determined by the reset vector.

When software reset is performed, some registers in the SFR are not reset. Refer to **4. SFR** for details.

Set the PM03 bit to "1" while the main clock is selected as the CPU clock and the main clock oscillation is stable.

## 5.3 Watchdog Timer Reset

The microcomputer resets pins, the CPU and the SFR when the watchdog timer underflows while the CM06 bit in the CM0 register is set to "1" (reset). Then the microcomputer executes the program from an address indicated by the reset vector.

When watchdog timer reset is performed, some registers in the SFR are not reset. Refer to **4. SFR** for details. Because the PM01 to PM00 bits in the PM0 register are not reset, the processor mode remains unchanged.

## 5.4 Internal Space

Figure 5.3 shows CPU register states after reset. Refer to 4. SFR for SFR states after reset.




Figure 5.3 CPU Register after Reset



## 6. Processor Mode

### 6.1 Types of Processor Mode

Single-chip mode, memory expansion mode, or microprocessor mode can be selected as processor mode. Pin functions, memory map and accessible space vary depending on the selected processor mode.

#### 6.1.1 Single-chip Mode

In single-chip mode, internal memory space (the SFR, internal RAM and internal ROM) can be accessed. All I/O ports can be used.

#### 6.1.2 Memory Expansion Mode

In memory expansion mode, both external memory space and internal memory space can be accessed. Some pins function as pins for bus control signals. The BYTE pin and register settings determine how many pins are assigned for these pin functions. Refer to **7. Bus** for details.

#### 6.1.3 Microprocessor Mode

In microprocessor mode, SFR, internal RAM and external memory space can be accessed. Internal ROM cannot be accessed.

Some pins function as pins for bus control signals. The BYTE pin and register settings determine how many pins are assigned for these pin functions. (Refer to **7. Bus** for details.)

### 6.2 Setting Processor Mode

The processor mode is set by the combination of CNVSS pin and the PM01 to PM00 bit settings in the PM0 register. Do not set the PM01 to PM00 bits to "102".

If the PM01 to PM00 bits are rewritten, the mode corresponding to the PM01 to PM00 bits is selected regardless of CNVSS pin level.

Do not change the PM01 to PM00 bits when the PM02 to PM07 bits in the PM0 register are being rewritten. Do not enter microprocessor mode while the CPU is executing a program in the internal ROM. Do not enter single-chip mode while the CPU is executing a program in an external memory space.

Figures 6.1 and 6.2 show the PM0 register and PM1 register. Figure 6.3 shows a memory map in each processor mode.

#### 6.2.1 Applying VSS to CNVSS Pin

The microcomputer enters single-chip mode after reset. Set the PM01 to PM00 bits to "012" (memory expansion mode) to switch to memory expansion mode after the microcomputer starts operating.

#### 6.2.2 Applying VCC to CNVSS Pin

The microcomputer enters microprocessor mode after reset.

When using the flash memory version, apply VCC to P55 (HOLD) as well as to the CNVSS.


Processor Mode Register 0<sup>(1)</sup>

<div><div>b7b6b5b4b3b2b1b0</div><div>0</div></div>								Symbol PM0	Address 0004 <sub>16</sub>	After Reset 1000 0000 <sub>2</sub> (CNV <sub>ss</sub> = "L") 0000 0011 <sub>2</sub> (CNV <sub>ss</sub> = "H")	
								Bit Symbol	Bit Name	Function	RW
								PM00	Processor Mode Bit <sup>(2, 3)</sup>	b1 b0 0 0: Single-chip mode 0 1: Memory expansion mode 1 0: Do not set to this value 1 1: Microprocessor mode	RW
								PM01			RW
								PM02	R/W Mode Select Bit <sup>(4)</sup>	0: $\overline{RD} / \overline{BHE} / \overline{WR}$ 1: $\overline{RD} / \overline{WRH} / \overline{WRL}$	RW
								PM03	Software Reset Bit	The microcomputer is reset when this bit is set to "1". When read, its content is "0".	RW
								PM04	Multiplexed Bus Space Select Bit <sup>(5)</sup>	b5 b4 0 0 : Multiplexed bus is not used 0 1 : Access the $\overline{CS2}$ area with the bus 0 1 : Access the $\overline{CS1}$ area with the bus 1 1 : Access all $\overline{CS}$ areas with the bus <sup>(6)</sup>	RW
								PM05			RW
								— (b6)	Reserved Bit	Set to "0"	RW
								PM07	BCLK Output Disable Bit <sup>(7)</sup>	0 : BCLK is output <sup>(8)</sup> 1 : BCLK is not output The CM01 and CM00 bits in the CM0 register determine pin functions.	RW

## NOTES:

1. Rewrite the PM0 register after the PRC1 bit in the PRCR register is set to "1" (write enable).
2. Processor mode is not changed even if the PM03 bit is set to "1" (software reset).
3. Set the PM01 to PM00 bits to "012" or "112" separately. Rewrite other bits before rewriting the PM01 to PM00 bits.
4. When using the 16-bit data bus in the DRAMC, set the PM02 bit to "1".
5. The PM05 to PM04 bits are available in memory expansion mode or microprocessor mode.
  - Set the PM05 to PM04 bits to "002" in mode 0.
  - Do not set the PM05 to PM04 bits to "012" in mode 2.
6. The PM05 to PM04 bits cannot be set to "112" in microprocessor mode because the microcomputer starts operation using the separate bus after reset.  
When the PM05 to PM04 bits are set to "112" in memory expansion mode, the microcomputer can access each 64K-byte chip-select-assigned address space. The multiplexed bus is not available in mode 0. The microcomputer accesses  $\overline{CS0}$  to  $\overline{CS2}$  in mode 1,  $\overline{CS0}$  and  $\overline{CS1}$  in mode 2 and  $\overline{CS0}$  to  $\overline{CS3}$  in mode 3.
7. No BCLK is output in single-chip mode even if the PM07 bit is set to "0". When a clock output is terminated in microprocessor mode or memory expansion mode, set the PM07 bit to "1" and the CM01 to CM00 bits in the CM0 register to "002" (I/O port P53). P53 outputs "L".
8. When the PM07 bit is set to "0" (BCLK output), set the CM01 and CM00 bits to "002".

Figure 6.1 PM0 Register

Processor Mode Register 1<sup>(1)</sup>

Symbol  
PM1

Address  
0005<sub>16</sub>

After Reset  
0X00 0000<sub>2</sub>

Bit Symbol	Bit Name	Function	RW
PM10	External Memory Space Mode Bit <sup>(2)</sup>	b1 b0 0 0 : Mode 0 (A <sub>20</sub> to $\overline{A}_{23}$ for P44 to P47)	RW
PM11		0 1 : Mode 1 (A <sub>20</sub> for P44, $\overline{CS}_2$ to $\overline{CS}_0$ for P45 to P47) 1 0 : Mode 2 (A <sub>20</sub> , A <sub>21</sub> for P44, P45, $\overline{CS}_1$ , $\overline{CS}_0$ for P46, P47) 1 1 : Mode 3 <sup>(3)</sup> ( $\overline{CS}_3$ to $\overline{CS}_0$ for P44 to P47)	RW
PM12	Internal Memory Wait Bit	0 : No wait state 1 : Wait state	RW
PM13	SFR Area Wait Bit 0	0 : 1 wait state 1 : 2 wait states <sup>(4)</sup>	RW
PM14	ALE Pin Select Bit <sup>(2)</sup>	b5 b4 0 0 : No ALE	RW
PM15		0 1 : P5 <sub>3</sub> /BCLK <sup>(5)</sup> 1 0 : P5 <sub>6</sub> / $\overline{RAS}$ 1 1 : P5 <sub>4</sub> /HLDA	RW
(b6)	Nothing is assigned. When read, its content is indeterminate.		—
(b7)	Reserved Bit	Set to "0"	RW

## NOTES:

1. Rewrite the PM1 register after the PRC1 bit in the PRCR register is set to "1" (write enable).
2. The PM10 and PM11 bits are available in memory expansion mode or microprocessor mode.
3. The DRAMC is not available when the PM11 and PM1 bits are set to "112" (mode 3).
4. Set the PM13 bit to "1" (2 wait states) to access CAN-associated registers (addresses 01E0<sub>16</sub> to 0245<sub>16</sub>).
5. Set the CM01 and CM00 bits in the CM0 register to "002" (I/O port P5<sub>3</sub>) when the PM15 and PM14 bits are set to "012" (P5<sub>3</sub>/BCLK select).

Figure 6.2 PM1 Register

Single-Chip Mode		Memory Expansion Mode						Microprocessor Mode					
		Mode 0	Mode 1	Mode 2	Mode 3	Mode 0	Mode 1	Mode 2	Mode 3	Mode 0	Mode 1	Mode 2	Mode 3
00000016	SFR												
00040016	Internal RAM												
00080016	Reserved Space												
10000016	External Space 0												
20000016	External Space 1												
30000016	External Space 2												
40000016	External Space 3												
Not Used													
C0000016	Internal ROM												
E0000016	Reserved Space												
E0000016	Internal ROM												
F0000016	Reserved Space												
FFFFFF16	Internal ROM												

Figure 6.3 Memory Map in Each Processor Mode

NOTES:

1. 20000016~00800016=2016K bytes. 32K bytes less than 2M bytes.
2. 40000016~00800016=4064K bytes. 32K bytes less than 4M bytes.

The WCR register determines how many wait states are inserted for each space CS0 to CS3.

## 7. Bus

In memory expansion mode or microprocessor mode, some pins function as bus control pins to input and output data from external devices. A0 to A22,  $\overline{A23}$ , D0 to D15, MA0 to MA12,  $\overline{CS0}$  to  $\overline{CS3}$ ,  $\overline{WRL}/\overline{WR}/\overline{CASL}$ ,  $\overline{WRH}/\overline{BHE}/\overline{CASH}$ ,  $\overline{RD}/\overline{DW}$ ,  $\overline{BCLK}/\overline{ALE}$ ,  $\overline{HLDA}/\overline{ALE}$ ,  $\overline{HOLD}$ ,  $\overline{ALE}/\overline{RAS}$ , and  $\overline{RDY}$  are used as bus control pins.


### 7.1 Bus Settings

The BYTE pin, the DS register, the PM05 to PM04 bits in the PM0 register and the PM11 to PM10 bits in the PM1 register determine bus settings.

Table 7.1 lists how to change a bus setting. Figure 7.1 shows the DS register.

**Table 7.1 Bus Settings**

Bus Setting	Changed By
Selecting external address bus width	DS register
Setting bus width after reset	BYTE pin (external space 3 only)
Switching between separate bus or multiplexed bus	PM05 to PM04 bits in PM0 register
Number of chip-select	PM11 to PM10 bits in PM1 register



**Figure 7.1 DS Register**

### 7.1.1 Selecting External Address Bus

The number of externally-output address bus, chip-select signals and chip-select-assigned address space ( $\overline{CS}$  area) varies depending on each external space mode. The PM11 to PM10 bits in the PM1 register determine the external space mode.

When using the DRAMC, row addresses and column addresses are multiplexed to output in the DRAM area.

### 7.1.2 Selecting External Data Bus

The DS register selects either external 8-bit or 16-bit data bus per external space. The data bus in the external space 3, after reset, becomes 16 bits wide when an "L" signal is applied to the BYTE pin and 8 bits wide when an "H" signal is applied. Do not change the BYTE pin level while the microcomputer is operating. The internal bus is always 16 bits wide.

### 7.1.3 Selecting Separate/Multiplexed Bus

The PM05 to PM04 bits in the PM0 register determine either a separate or multiplexed bus as bus format .

#### 7.1.3.1 Separate Bus

The separate bus is a bus format which allows the microcomputer to input and output data and address using separate buses. The DS register selects 8-bit or 16-bit data bus as the external data bus width per external space. If all DSi bits in the DS register ( $i=0$  to 3) are set to "0" (8-bit data bus), port P0 becomes the data bus and port P1 becomes the programmable I/O port. If one of the DSi bits is set to "1" (16-bit data bus), ports P0 and P1 become the data bus. When the microcomputer accesses a space while the DSi bit set to "0", port P1 is indeterminate.

If the microcomputer accesses a space with the separate bus, the WCR register determines whether a software wait state is inserted or not.

#### 7.1.3.2 Multiplexed Bus

The multiplexed bus is a bus format which allows the microcomputer to input and output data and address via bus by timesharing. D0 to D7 are multiplexed with A0 to A7 in space accessed by the 8-bit data bus. D0 to D15 are multiplexed with A0 to A15 in space accessed by the 16-bit data bus. If the microcomputer accesses a space with the multiplexed bus, the WCR register can be set to either two wait states or three wait states. Two-wait-state access is automatically selected if the WCR register is set to no wait state or one wait state. Refer to **7.2.4 Bus Timing** for details.

The microcomputer starts operation using the separate bus after reset. Therefore, the multiplexed bus can be assigned to access the  $\overline{CS1}$  area, the  $\overline{CS2}$  area, or all  $\overline{CS}$  areas. However, the multiplexed bus cannot be assigned to access all  $\overline{CS}$  areas in microprocessor mode. When the PM05 and PM04 bits in the PM0 register are set to "112" (access all  $\overline{CS}$  areas with the bus), only 16 low-order bits, from A0 to A15, of an address are output. See Table 7.2 for details.

Table 7.2 Processor Mode and Port Function

Processor Mode	Single-Chip Mode	Memory Expansion Mode/ Microprocessor Mode				Memory Expansion Mode	
PM05 to PM04 Bits in PM0 Register		"012", "102" ( Access $\overline{CS1}$ or $\overline{CS2}$ using the Multiplexed Bus Access All Other $\overline{CS}$ Areas using the Separate Bus )		"002" ( Access all $\overline{CS}$ Areas using the Separate Bus )		"112" <sup>(1)</sup> ( Access all $\overline{CS}$ Areas using the Multiplexed Bus )	
Data Bus Width		Access all external space with 8-bit data bus	Access one or more external space with 16-bit data bus	Access all external space with 8-bit data bus	Access one or more external space with 16-bit data bus	Access all external space with 8-bit data bus	Access one or more external space with 16-bit data bus
P00 to P07	I/O port	Data bus D0 to D7	Data bus D0 to D7	Data bus D0 to D7	Data bus D0 to D7	I/O port	I/O port
P10 to P17	I/O port	I/O port	Data bus D8 to D15	I/O port	Data bus D8 to D15	I/O port	I/O port
P20 to P27	I/O port	Address bus/ Data bus <sup>(2)</sup> A0/D0 to A7/D7	Address bus/ Data bus <sup>(2)</sup> A0/D0 to A7/D7	Address bus A0 to A7	Address bus A0 to A7	Address bus/ Data bus A0/D0 to A7/D7	Address bus/ Data bus A0/D0 to A7/D7
P30 to P37	I/O port	Address bus A8 to A15	Address bus/ Data bus <sup>(2)</sup> A8/D8 to A15/D15	Address bus A8 to A15	Address bus A8 to A15	Address bus A8 to A15	Address bus/ Data bus A8/D8 to A15/D15
P40 to P43	I/O port	Address bus A16 to A19	Address bus A16 to A19	Address bus A16 to A19	Address bus A16 to A19	I/O port	I/O port
P44 to P46	I/O port	$\overline{CS}$ (Chip-select signal) or Address bus (A20 to A22) (Refer to 7.2 Bus Control for details) <sup>(4)</sup>					
P47	I/O port	$\overline{CS}$ (Chip-select signal) or Address bus ( $\overline{A23}$ ) (Refer to 7.2 Bus Control for details) <sup>(4)</sup>					
P50 to P53	I/O port	Outputs $\overline{RD}$ , $\overline{WRL}$ , $\overline{WRH}$ and $\overline{BCLK}$ or outputs $\overline{RD}$ , $\overline{BHE}$ , $\overline{WR}$ and $\overline{BCLK}$ (Refer to 7.2 Bus Control for details) <sup>(3)</sup>					
P54	I/O port	$\overline{HLDA}$ <sup>(3)</sup>	$\overline{HLDA}$ <sup>(3)</sup>	$\overline{HLDA}$ <sup>(3)</sup>	$\overline{HLDA}$ <sup>(3)</sup>	$\overline{HLDA}$ <sup>(3)</sup>	$\overline{HLDA}$ <sup>(3)</sup>
P55	I/O port	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$
P56	I/O port	$\overline{RAS}$ <sup>(3)</sup>	$\overline{RAS}$ <sup>(3)</sup>	$\overline{RAS}$ <sup>(3)</sup>	$\overline{RAS}$ <sup>(3)</sup>	$\overline{RAS}$ <sup>(3)</sup>	$\overline{RAS}$ <sup>(3)</sup>
P57	I/O port	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$

## NOTES:

- Do not set the PM05 to PM04 bits to "112" (access all  $\overline{CS}$  areas using multiplexed bus) in microprocessor mode because the microcomputer starts operation using the separate bus after reset.  
When the PM05 to PM04 bits are set to "112" in memory expansion mode, the microcomputer accesses 64K-byte memory space per chip select using the address bus.
- These ports become address buses when accessing space using the separate bus.
- The PM15 to PM14 bits in the PM1 register determine which pin outputs the ALE signal. The PM02 bit in the PM0 register selects either " $\overline{WRL}$ ,  $\overline{WRH}$ " or " $\overline{BHE}$ ,  $\overline{WR}$ " combination.
- When DRAMC is selected to access DRAM area,  $\overline{CASL}$ ,  $\overline{CASH}$ ,  $\overline{DW}$ ,  $\overline{BCLK}$  become output pins.
- The PM11 to PM10 bits in the PM1 register determine the  $\overline{CS}$  signal and address bus.

## 7.2 Bus Control

Signals required to access external devices are provided and software wait states are inserted as follows. The signals are available in memory expansion mode and microprocessor mode only.

### 7.2.1 Address Bus and Data Bus

The address bus is a signal accessing 16M-byte space and uses 24 control pins; A0 to A22 and  $\overline{A23}$ .  $\overline{A23}$  is the inversed output signal of the highest-order address bit.

The data bus is a signal which inputs and outputs data. The DS register selects the 8-bit data bus from D0 to D7 or the 16-bit data bus from D0 to D15 for each external space. When applying an "H" signal to the BYTE pin, the data bus accessing the external memory space 3 becomes the 8-bit data bus after reset. When applying an "L" signal to the BYTE pin, the data bus accessing the external memory space 3 becomes the 16-bit data bus.

When changing single-chip mode to memory expansion mode, the address bus is in an indeterminate state until the microcomputer accesses an external memory space.

When using the DRAMC to access DRAM area, row addresses and column addresses are multiplexed and output via A8 to A20.

### 7.2.2 Chip-Select Signal

The chip-select signal shares ports with A0 to A22 and  $\overline{A23}$ . The PM11 to PM10 bits in the PM1 register determine which CS area is accessed and how many chip-select signals are output. A maximum of four chip-select signals can be output.


In microprocessor mode, the chip-select signal is not output after reset.  $\overline{A23}$ , however, can perform as the chip-signal signal.

The chip-select signal becomes "L" while the microcomputer accesses the external  $\overline{CSi}$  area ( $i=0$  to 3). It becomes high ("H") when the microcomputer accesses another external memory space or an internal memory space. Figure 7.2 shows an example of the address bus and chip-select signal output.




**Example 1:**


When the microcomputer accesses the external space  $j$  specified by another chip-select signal in the next cycle after having accessed the external space  $i$ , both address bus and chip-select signal change.

**Example 2:**


When the microcomputer accesses the SFR or the internal ROM/RAM area in the next cycle after having accessed an external space, the chip-select signal changes but the address bus does not.

**Example 3:**

When the microcomputer accesses the space  $i$  specified by the same chip-select signal in the next cycle after having accessed the external space  $i$ , the address bus changes but the chip-select signal does not.

**Example 4:**

When the microcomputer does not access any space in the next cycle after having accessed an external space (no pre-fetch of an instruction is generated), neither address bus nor chip-select signal changes.

**NOTES:**

1. The above applies to the address bus and chip-select signal in two consecutive cycles.  
By combining these examples, a chip-select signal extended by two or more cycles may be output.

**Figure 7.2 Address Bus and Chip-Select Signal Outputs (Separate bus)**

### 7.2.3 Read and Write Signals

When set to the 16-bit data bus, the PM02 bit in the PM0 register selects a combination of the  $\overline{RD}$ ,  $\overline{WR}$  and  $\overline{BHE}$  signals or the  $\overline{RD}$ ,  $\overline{WRL}$  and  $\overline{WRH}$  signals to determine the read or write signal. When the DS3 to DS0 bits in the DS register are set to "0" (8-bit data bus), set the PM02 bit to "0" ( $\overline{RD}/\overline{WR}/\overline{BHE}$ ). If any of the DS3 to DS0 bits are set to "1" (16-bit data bus) when accessing an 8-bit space, the combination of  $\overline{RD}$ ,  $\overline{WR}$  and  $\overline{BHE}$  is automatically selected regardless of the PM02 bit setting. Tables 7.3 and 7.4 list each signal operations.

The  $\overline{RD}$ ,  $\overline{WR}$  and  $\overline{BHE}$  signals are combined for the read or write signal after reset.

When changing the combination to  $\overline{RD}$ ,  $\overline{WRL}$  and  $\overline{WRH}$ , set the PM02 bit before writing data to an external memory.

When using the DRAMC to access the DRAM with the 16-bit bus, set the PM02 bit to "1" ( $\overline{RD}/\overline{WRL}/\overline{WRH}$ ).

**Table 7.3  $\overline{RD}$ ,  $\overline{WRL}$  and  $\overline{WRH}$  Signals**

Data Bus	$\overline{RD}$	$\overline{WRL}$	$\overline{WRH}$	Status of External Data Bus
16 Bits	L	H	H	Read data
	H	L	H	Write 1-byte data to even address
	H	H	L	Write 1-byte data to odd address
	H	L	L	Write data to both even and odd addresses
8 Bits	H	L <sup>(1)</sup>	Not used	Write 1-byte data
	L	H <sup>(1)</sup>	Not used	Read 1-byte data

NOTES:

1. The  $\overline{WR}$  signal is used instead of the  $\overline{WRL}$  signal.

**Table 7.4  $\overline{RD}$ ,  $\overline{WR}$  and  $\overline{BHE}$  Signals**

Data Bus	$\overline{RD}$	$\overline{WR}$	$\overline{BHE}$	A0	Status of External Data Bus
16 Bits	H	L	L	H	Write 1-byte data to odd address
	L	H	L	H	Read 1-byte data from odd address
	H	L	H	L	Write 1-byte data to even address
	L	H	H	L	Read 1-byte data from even address
	H	L	L	L	Write data to both even and odd addresses
	L	H	L	L	Read data from both even and odd addresses
8 Bits	H	L	Not used	H / L	Write 1-byte data
	L	H	Not used	H / L	Read 1-byte data

### 7.2.4 Bus Timing

Bus cycle for the internal ROM and internal RAM are basically one BCLK cycle. When the PM12 bit in the PM1 register is set to "1" (wait state), the bus cycles are two BCLK cycles.


Bus cycles for the SFR are basically two BCLK cycles. When the PM13 bit in the PM1 register is set to "1" (2 wait states), the bus cycles are three BCLK cycles. To access CAN-associated registers (addresses 01E0<sub>16</sub> to 0245<sub>16</sub>), set the PM13 bit to "1".

Bus cycle for an external space is basically one BCLK cycle for a read operation and two BCLK cycles for a write operation. The WCR register inserts wait states equivalent to one to three BCLK cycles into an external space. Bus cycles are two BCLK cycles if selecting one wait state. Bus cycles are four BCLK cycles if selecting three wait states.

If applicable to the followings, bus cycles vary from those selected by the WCR register. Figure 7.5 shows each bit status and bus cycle.

- Write cycle with the separate bus and no wait state
- Read cycle and write cycle with the multiplexed bus and no wait state.
- Read cycle and write cycle with the multiplexed bus and one wait state.

Figure 7.3 shows the WCR register. Figures 7.4 and 7.5 show bus timing in an external space.



**Figure 7.3 WCR Register**

**Table 7.5 Software Wait State and Bus Cycle**

Space	External Bus Status	PM1 Register		WCR Register	Bus Cycle
		PM13 Bit	PM12 Bit	WCRj to WCRi Bits	
SFR	_____	0	_____	_____	2 BCLK cycles
		1			3 BCLK cycles
Internal ROM/RAM	_____	_____	0	_____	1 BCLK cycle
			1		2 BCLK cycles
External Memory	Separate Bus	_____	_____	002	Read : 1 BCLK cycle Write : 2 BCLK cycles
				012	2 BCLK cycles
				102	3 BCLK cycles
				112	4 BCLK cycles
	Multiplexed Bus	_____	_____	002	3 BCLK cycle
				012	3 BCLK cycles
				102	3 BCLK cycles
				112	4 BCLK cycles

 $i = 0, 2, 4, 6 \quad j = i + 1$




Figure 7.4 External Bus Operation with Software Wait State (1)




Figure 7.5 External Bus Operation with Software Wait State (2)

### 7.2.5 ALE Signal

The ALE signal latches an address of the multiplexed bus. Latch an address on the falling edge of the ALE signal. The PM15 to PM14 bits in the PM1 register determine the output pin for the ALE signal. The ALE signal is output to an internal space and external space.




Figure 7.6 ALE Signal and Address/Data Bus

### 7.2.6 RDY Signal

The  $\overline{\text{RDY}}$  signal facilitates access to external devices which need longer access time. When an "L" signal is applied to the  $\overline{\text{RDY}}$  pin on the falling edge of last BCLK of the bus cycle, wait states are inserted into the bus cycle. When an "H" signal is applied to the  $\overline{\text{RDY}}$  pin on the falling edge of the BCLK, the bus cycle starts running again.


Table 7.6 lists microcomputer states when the  $\overline{\text{RDY}}$  signal inserts wait states into the bus cycle. Figure 7.7 shows an example of the  $\overline{\text{RD}}$  signal extended by the  $\overline{\text{RDY}}$  signal.

Table 7.6 Microcomputer States in a Wait State<sup>(1)</sup>

Item	State
Oscillation	On
$\overline{\text{RD}}$ Signal, $\overline{\text{WR}}$ Signal, Address Bus, $\overline{\text{CS}}_i$ ( $i=0$ to 3), Data Bus, ALE Signal, $\overline{\text{HLDA}}$ , Programmable I/O Ports	Maintains the same state as when $\overline{\text{RDY}}$ signal was received
Internal Peripheral Circuits	On

NOTES:

1. The  $\overline{\text{RDY}}$  signal cannot be accepted immediately before software wait states are inserted.

Figure 7.7  $\overline{RD}$  Signal Output Extended by  $\overline{RDY}$  Signal

### 7.2.7 $\overline{HOLD}$ Signal

The  $\overline{HOLD}$  signal transfers bus privileges from the CPU to external circuits. When an "L" signal is applied to the  $\overline{HOLD}$  pin, the microcomputer enters a hold state after bus access is completed. While the  $\overline{HOLD}$  pin is held "L", the microcomputer is in a hold state and the  $\overline{HLDA}$  pin outputs an "L" signal. Table 7.7 shows the microcomputer status in a hold state.

Bus is used in the following order of priority:  $\overline{HOLD}$ , DMAC, CPU.

$\overline{HOLD} > DMAC > CPU$

Figure 7.8 Order of Bus Priority



**Table 7.7 Microcomputer Status in a Hold State**

Item	Status
Oscillation	On
RD Signal, WR Signal, Address Bus, Data Bus, BHE, CS0 to CS3	High-impedance
Programmable I/O Ports: P0 to P15	Maintains the same state as when HOLD signal is received
HLDA	Output "L"
Internal Peripheral Circuits	On (excluding the watchdog timer)
ALE Signal	Output "L"

### 7.2.8 External Bus State when Accessing Internal Space

Table 7.8 shows external bus states when an internal space is accessed.

**Table 7.8 External Bus State when Accessing Internal Space**

Item	State when accessing SFR, internal ROM and internal RAM
Address bus	Holds an address of an external space accessed just before
Data Bus	When Read When Write
	High-impedance High-impedance
RD, WR, WRL, WRH	Output "H"
BHE	Holds state of external space last accessed
CS0 to CS3	Output "H"
ALE	Output ALE

### 7.2.9 BCLK Output

The CPU clock operates the CPU. When combining the PM07 bit in the PM0 register set to "0" (BCLK output) and the CM01 to CM00 bits in the CM0 register set to "002", the CPU clock signal is output from P53 as BCLK.

No BCLK is output in single-chip mode. Refer to **8. Clock Generating Circuit** for details.

### 7.2.10 DRAM Control Signals (RAS, CASL, CASH and DW)

The DRAM control signals control the DRAM. The DRAM control signals are output when the DRAM area, determined by the AR0 to AR2 bits in the DRAMCONT register, is output. Table 7.9 lists each signal operation.

**Table 7.9 RAS, CASL, CASH and DW Signals**

Data Bus Width	RAS	CASL	CASH	DW	Data Bus State
16 bits	L	L	L	H	Read data from both even and odd addresses
	L	L	H	H	Read 1-byte data from even address
	L	H	L	H	Read 1-byte data from odd address
	L	L	L	L	Write data to both even and odd addresses
	L	L	H	L	Write 1-byte data to even address
	L	H	L	L	Write 1-byte data to odd address
8 bits	L	L	Not used	H	Read 1-byte data
	L	L	Not used	L	Write 1-byte data

## 8. Clock Generating Circuit

### 8.1 Types of Clock Generating Circuits

Four circuits are incorporated to generate the system clock signal :

- Main clock oscillation circuit
- Sub clock oscillation circuit
- On-chip oscillator
- PLL frequency synthesizer

Table 8.1 lists specifications of the clock generating circuit. Figure 8.1 shows a block diagram of the clock generating circuit. Figures 8.2 to 8.8 show registers controlling the clock.

**Table 8.1 Clock Generating Circuit Specifications**

Item	Main Clock Oscillation Circuit	Sub Clock Oscillation Circuit	On-chip Oscillator	PLL Frequency Synthesizer
Use	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Peripheral function clock source</li> </ul>	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Timer A and B clock source</li> </ul>	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Peripheral function clock source</li> </ul>	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Peripheral function clock source</li> </ul>
Clock Frequency	Up to 32 MHz	32.768 kHz	Approximately 1 MHz	20 MHz to 32 MHz (See Table 8.2)
Connectable Oscillator or Additional Circuit	<ul style="list-style-type: none"> <li>• Ceramic resonator</li> <li>• Crystal oscillator</li> </ul>	• Crystal oscillator	_____	• Low pass filter
Pins for Oscillator or for Additional Circuit	XIN, XOUT	XCIN, XCOUT	_____	VCOUT (connect to low pass filter) P86 (connect to Vss)
Oscillation Stop/Restart Function	Available	Available	Available	Available
Oscillator State After Reset	Oscillating	Stopped	Stopped	Stopped
Other	External clock can be input	External clock can be input. The PLL frequency synthesizer cannot be used when using the sub clock oscillation circuit.	When the main clock stops oscillating, the on-chip oscillator starts oscillating automatically and becomes the clock source for the CPU and peripheral functions	The sub clock cannot be used when using the PLL frequency synthesizer




Figure 8.1 Clock Generating Circuit


System Clock Control Register 0<sup>(1)</sup>


<div><div>b7b6b5b4b3b2b1b0</div><div><div></div><div></div><div></div><div>1</div><div></div><div></div><div></div><div></div></div></div>								Symbol CM0	Address 0006 <sub>16</sub>	After Reset 0000 X000 <sub>2</sub>
Bit Symbol	Bit Name	Function	RW							
CM00	Clock Output Function Select Bit <sup>(2)</sup>	b1 b0 0 0 : I/O port P5 <sub>3</sub> 0 1 : Outputs f <sub>c</sub> 1 0 : Outputs f <sub>8</sub> 1 1 : Outputs f <sub>32</sub>	RW							
CM01			RW							
CM02	In Wait Mode, Peripheral Function Clock Stop Bit	0 : Peripheral clock does not stop in wait mode 1 : Peripheral clock stops in wait mode <sup>(3)</sup>	RW							
(b3)	Reserved Bit	Set to "1"	RW							
CM04	Port Xc Switch Bit	0 : I/O port function 1 : XCIN-XCOUT oscillation function <sup>(4)</sup>	RW							
CM05	Main Clock (XIN-XOUT) Stop Bit <sup>(5)</sup>	0 : Main clock oscillates 1 : Main clock stops <sup>(6)</sup>	RW							
CM06	Watchdog Timer Function Select Bit	0 : Watchdog timer interrupt 1 : Reset <sup>(7)</sup>	RW							
CM07	System Clock Select Bit <sup>(8)</sup>	0 : Selects XIN - XOUT 1 : Selects XCIN - XCOUT	RW							

## NOTES:

1. Rewrite the CM0 register after the PRC0 bit in the PRCR register is set to "1" (write enable).
2. When the PM07 bit in the PM0 register is set to "0" (BCLK output), set the CM01 to CM00 bits to "002". When the PM15 to PM14 bits in the PM1 register is set to "012" (ALE output to P53), set the CM01 to CM00 bits to "002". When the PM07 bit is set to "1" (function selected in the CM01 to CM00 bits) in microprocessor or memory expansion mode, and the CM01 to CM00 bits are set to "002", an "L" signal is output from port P53 (port P53 does not function as an I/O port).
3. fc32 does not stop. When the CM02 bit is set to "1", the PLL clock cannot be used in wait mode.
4. When setting the CM04 bit to "1" (XCIN-XCOUT oscillation), set the PD8\_7 to PD8\_6 bits to "002" (with port P87 and P86 input mode) and the PU25 bit in the PUR2 register to "0" (no pull-up).
5. When entering the low-power consumption mode or on-chip oscillator low-power consumption mode, the CM05 bit stops the main clock. The CM05 bit cannot detect whether the main clock stops or not. To stop the main clock, set the CM05 bit to "1" after the CM07 bit is set to "1" with a stable sub clock oscillation or after the CM21 bit in the CM2 register is set to "1" (on-chip oscillator clock). When the CM05 bit is set to "1", XOUT becomes "H". The internal feedback resistance remains ON. XIN is pulled up to XOUT ("H" level) via the feedback resistance.
6. When the CM05 bit is set to "1", the MCD register is set to "08<sub>16</sub>" (divide-by-8 mode). In on-chip oscillation mode, the MCD register is not divided by eight even if the CM05 bit terminates XIN-XOUT.
7. Once the CM06 bit is set to "1", it cannot be set "0" by program.
8. After the CM04 bit is set to "1" with a stable sub clock oscillation, set the CM07 bit to "1" from "0". After the CM05 bit is set to "0" with a stable main clock oscillation, set the CM07 bit to "0" from "1". Do not set the CM07 bit and CM04 or CM05 bits simultaneously.

Figure 8.2 CM0 register

**Figure 8.3 CM1 Register**

**Figure 8.4 MCD Register**

Oscillation Stop Detect Register<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
0	0	0	0					CM2	000D <sub>16</sub>	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								CM20	Oscillation Stop Detect Enable Bit	0: Disables oscillation stop detect function 1: Enables oscillation stop detect function	RW
								CM21	CPU Clock Select Bit <sup>(2, 3)</sup>	0: Clock selected by the CM17 bit 1: On-chip oscillator clock	RW
								CM22	Oscillation Stop Detect Flag <sup>(4)</sup>	0: Main clock does not stop 1: Detects main clock stop	RW
								CM23	XIN Clock Monitor Flag <sup>(5)</sup>	0: Main clock oscillates 1: Main clock stops	RO
								(b7 - b4)	Reserved Bit	Set to "0"	RW

## NOTES:

1. Rewrite the CM2 register after the PRC0 bit in the PRCR register is set to "1" (write enable).
2. When the main clock oscillation stop is detected while the CM20 bit is set to "1" (oscillation stop detect function enabled), the CM21 bit is set to "1". Although the main clock starts oscillating, the CM21 bit is not set to "0". When the main clock is used as a CPU clock source after the main clock resumes oscillation, set the CM21 bit to "0" by program.
3. When the CM20 bit is set to "1" (oscillation stop detect function enabled) and the CM22 bit is set to "1", do not set the CM21 bit to "0".
4. When a main clock stop is detected, the CM22 bit is set to "1". The CM22 bit can only be set to "0", not "1", by program.  
If the CM22 bit is set to "0" by program while the main clock is stopped, the CM22 bit cannot be set to "1" until the next main clock stop is detected.
5. Determine the main clock state by reading the CM23 bit several times after the oscillation stop interrupt is generated.

Figure 8.5 CM2 Register




Figure 8.6 TCSR and CPSRF Registers






PLL Control Register 0<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
	0	0	1	X				PLC0	0376 <sub>16</sub>	0011 X100 <sub>2</sub>	
								Bit Symbol	Bit Name	Function	RW
								PLC00	Programmable Counter Select Bit <sup>(2)</sup>	See Table 8.2	RW
								PLC01			RW
								PLC02			RW
								<u>      </u> (b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
								<u>      </u> (b4)	Reserved Bit <sup>(2)</sup>	Set to "1"	RW
								<u>      </u> (b5)	Reserved Bit <sup>(2)</sup>	Set to "0"	RW
								<u>      </u> (b6)	Reserved Bit	Set to "0"	RW
								PLC07	Operation Enable Bit <sup>(3, 4)</sup>	0: PLL is Off 1: PLL is On	RW

## NOTES:

1. Rewrite the PLC0 register after the PRC0 bit in the PRCR register is set to "1" (write enable).
2. Set these bits when the PLC07 bit is set to "0". Once these bits are set, they cannot be changed.
3. To use the PLL function, the PD8\_7 bit in the PD8 register is set to "0" (input) and the CM04 bit in the CM0 register is set to "0" (I/O port). Set the PD8\_6 bit in the PD8 register to "0" (input) before connecting P86 to Vss.
4. Before the microcomputer enters wait or stop mode, set the CM17 bit to "0" (main clock as CPU clock source), the PLC07 bit to "0" and PLV00 bit to "0" (cut off power to PLL) in this order.

VDC Control Register for PLL<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset		
							0	PLV	0017 <sub>16</sub>	XXXX XX0 <sub>12</sub>		
								Bit Symbol	Bit Name	Function	RW	
								PLV00	PLL VDC Enable Bit <sup>(2)</sup>	0 : Cut off power to PLL 1 : Power to PLL	RW	
									(b1)	Reserved Bit	Set to "0"	RW
									(b7 - b2)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.	—	

## NOTES:

1. Rewrite the PLV register after the PRC3 bit in the PRCR register is set to "1" (write enable).
2. Before the microcomputer enters wait or stop mode, set the CM17 bit to "0" (main clock as CPU clock source), the PLC07 bit to "0" (PLL off) and PLV00 bit to "0" (cut off power to PLL) in this order.

Figure 8.7 PLC0 and PLV Registers




Figure 8.8 PLC1 Register

### 8.1.1 Main Clock

Main clock oscillation circuit generates the main clock. The main clock becomes a clock source for the CPU clock and peripheral function clock.

The main clock oscillation circuit is configured by connecting an oscillator or resonator between the XIN and XOUT pins. The circuit has a built-in feedback resistor. The feedback resistor is separated from the oscillation circuit in stop mode to reduce power consumption. The external clock can be applied to the XIN pin in the main clock oscillation circuit. Figure 8.9 shows an example of a main clock circuit connection. Circuit constants vary with each oscillator. Use the circuit constant recommended by each oscillator manufacturer.

The main clock divided-by-eight becomes the CPU clock after reset.

To reduce power consumption, set the CM05 bit in the CM0 register to "1" (oscillation stop in main clock oscillation circuit) after switching the CPU clock source to the sub clock or on-chip oscillator clock. In this case, XOUT becomes "H". XIN is pulled up by XOUT via the feedback resistor which remains on. When an external clock is input to the XIN pin, the main clock does not stop even if the CM05 bit is set to "1". Terminate main clock operation externally if necessary.

All clocks, including the main clock, stop in stop mode. Refer to **8.5 Power Consumption Control** for details.




Figure 8.9 Main Clock Circuit Connection

### 8.1.2 Sub Clock

Sub clock oscillation circuit generates the sub clock. The sub clock becomes a clock source for the CPU clock and a count source for the timers A and B. The same frequency  $f_c$  as the sub clock can be output from the CLKOUT pin.


The sub clock oscillation circuit is configured by connecting a crystal oscillator between the XCIN and XCOUT pins. The circuit has a built-in feedback resistor. The feedback resistor is separated from the oscillation circuit in stop mode to reduce power consumption. The external clock can be applied to the XCIN pin. Figure 8.10 shows an example of a sub clock circuit connection. Circuit constants vary with each oscillator. Use the circuit constant recommended by each oscillation manufacturer.

The sub clock stops after reset. The feedback resistor is separated from the oscillation circuit. When the PD8\_6 and PD8\_7 bits in the PD8 register are set to "0" (input mode) and the PU25 bit in the PUR2 register is set to "0" (no pull-up), set the CM04 bit in the CM0 register to "1" (XCIN-XCOUT oscillation function). The sub clock oscillation circuit starts oscillating. To apply the external clock to the XCIN pin, set the CM04 bit to "1" when the PD8\_6 bit is set to "0" and the PU25 bit to "0". The clock applied to the XCIN pin becomes the clock source for the sub clock.

When the CM07 bit of CM0 register is set to "1" (XCIN-XCOUT select) after the sub clock oscillation has stabilized, the sub clock becomes the CPU clock.

All clocks, including the sub clock, stop in stop mode. Refer to **8.5 Power Consumption Control** for details.

XCIN shares pins with VCONT and XCOUT shares pins with P86. The sub clock and PLL frequency synthesizer cannot be used simultaneously.



**Figure 8.10 Sub Clock Connection Circuit**

### 8.1.3 On-chip Oscillator Clock

On-chip oscillator generates the on-chip oscillator clock. The 1MHz on-chip oscillator clock becomes a clock source for the CPU clock and peripheral function clock.

The on-chip oscillator clock stops after reset. When the CM21 bit in the CM2 register is set to "1" (on-chip oscillator clock), the on-chip oscillator starts oscillating. Instead of the main clock, the on-chip oscillator clock becomes the clock source for the CPU clock and peripheral function clock.

#### 8.1.3.1 Oscillation Stop Detect Function


When the main clock is terminated by external factors, the on-chip oscillator automatically starts oscillating to generate another clock.

When the CM 20 bit is set to "1" (oscillation stop detect function enabled), the oscillation stop detect interrupt request is generated as soon as the main clock stops. Simultaneously, the on-chip oscillator starts oscillating. The on-chip oscillator clock takes place of the main clock as the clock source for the CPU clock and peripheral function clock. Associated bits are set as follows:

- CM21 bit = 1 (on-chip oscillator clock becomes the clock source of the CPU clock.)
- CM22 bit = 1 (main clock stop is detected.)
- CM23 bit = 1 (main clock stops) (See **Figure 8.15**)

#### 8.1.3.2 How to Use Oscillation Stop Detect Function

- The oscillation stop detect interrupt shares vectors with the watchdog timer interrupt. When both oscillation stop detect interrupt and watchdog timer interrupt are used, read the CM22 bit with an interrupt processing program to determine which interrupt request has been generated.
- When the main clock resumes running after an oscillation stop is detected, set the main clock as the clock source for the CPU clock and peripheral function clock. Figure 8.11 shows the procedure to switch the on-chip oscillator clock to the main clock.
- In low-speed mode, when the main clock is stopped by setting the CM20 bit to "1", the oscillation stop detect interrupt request is generated. Simultaneously, the on-chip oscillator starts oscillating. The sub clock remains the CPU clock. The on-chip oscillator clock becomes the clock source for the peripheral function clock.
- To enter wait mode while the oscillation stop detect interrupt function is in use, set the CM02 bit to "0" (peripheral function clock does not stop in wait mode).
- When the oscillation stop detect interrupt request is generated in wait mode, wait mode cannot be exited by the oscillation stop detect interrupt. After the microcomputer exits wait mode, the oscillation stop detect interrupt is acknowledged first, followed by the interrupt used to exit wait mode.
- The oscillation stop detect function is provided to handle main clock stop caused by external factors. If the main clock is terminated by program in stop mode or the CM05 bit is set to "1" (main clock oscillation stop), set the CM20 bit to "0" (oscillation stop detect function disabled).
- When the main clock frequency is 2 MHz or less, the oscillation stop detect function is not available. Set the CM20 bit to "0".



**Figure 8.11 Switching Procedure from On-chip Oscillator Clock to Main Clock**

### 8.1.4 PLL Clock

The PLL frequency synthesizer generates the PLL clock based on the main clock. The PLL clock can be used as a clock source for the CPU clock or peripheral function clock.

Connect a resistor and capacitor to the VCONT pin when using the PLL frequency synthesizer.

Set the PD8\_6 and PD8\_7 bits in the PD8 register to "0" (input mode) and the CM04 bit to "0" (the XCIN and XCOUT pins as ports). After that, connect the VCONT pin, the P86 pin, and the VSS pin to the circuit as is shown in Figure 8.12. Set the PLV00 bit in the PLV register to "1" (power to PLL).

The PLL frequency synthesizer stops after reset. When the PLC07 bit is set to "1" (PLL on), the PLL frequency synthesizer starts operating. Wait 20 ms (5 V operation) to 50 ms (3.3 V operation) for the PLL clock to stabilize.

The PLL clock can either be the clock output from the voltage controlled oscillator (VCO) divided-by-2 or divided-by-3.

When the PLL clock is used as a clock source for the CPU clock or peripheral function clock, set each bit as is shown in Table 8.2. Figure 8.13 shows the procedure for using the PLL clock as the CPU clock source.

When the microcomputer enters wait or stop mode, set the CM17 bit to "0" (main clock as CPU clock source). Set the PLC07 bit in the PLC0 register to "0" (PLL off) and the PLV00 bit to "0" (no power to PLL) before the microcomputer enters wait or stop mode.

The VCONT and P86 pins share pins with XCIN and XCOUT pins. When the PLL frequency synthesizer is being used, the sub clock cannot be used.




Figure 8.12 External Circuit with PLL Frequency Synthesizer

Table 8.2 Bit Settings to Use PLL Clock as CPU Clock Source

f(XIN)	PLC0 Register			PLC1 Register	PLL Clock
	PLC02	PLC01	PLC00	PLC12	
10MHz	0	1	1	0	30 MHz
				1	20 MHz
8MHz	1	0	0	0	32MHz
				1	21.3MHz




Figure 8.13 Procedure to Use PLL Clock as CPU Clock Source

## 8.2 CPU Clock and BCLK

The CPU operation clock is referred to as the CPU clock. The CPU clock is also the count source for the watchdog timer. After reset, the CPU clock is the main clock divided-by-8. In memory expansion or micro-processor mode, the clock having the same frequency as the CPU clock can be output from the BCLK pin as BCLK. Refer to **8.4 Clock Output Function** for details.

The main clock, sub clock, on-chip oscillator clock or PLL clock can be selected as a clock source for the CPU clock. Table 8.3 shows CPU clock source and bit settings.

When the main clock, on-chip oscillator clock or PLL clock is selected as a clock source of the CPU clock, the selected clock divided-by-1 (no division), -2, -3, -4, -6, -8, -10, -12, -14 or -16 becomes the CPU clock. The MCD register selects the clock division.

When the microcomputer enters stop mode or low-power consumption mode (except when the on-chip oscillator clock is the CPU clock), the MCD register is set to "0816" (divide-by-8 mode). Therefore, when the main clock starts running, the CPU clock enters middle-speed mode (divide-by-8).

**Table 8.3 CPU Clock Source and Bit Settings**

CPU Clock Source	CM0 Register	CM2 Register	CM1 Register
	CM07	CM21	CM17
Main Clock	0	0	0
Sub Clock	1	0	0
On-chip Oscillator Clock	0	1	0
PLL Clock	0	0	1

## 8.3 Peripheral Function Clock

The peripheral function clock becomes the operation clock or count source for peripheral functions excluding the watchdog timer.

### 8.3.1 f<sub>1</sub>, f<sub>8</sub>, f<sub>32</sub> and f<sub>2n</sub>

f<sub>1</sub>, f<sub>8</sub>, f<sub>32</sub> and f<sub>2n</sub> are the main clock<sup>(1)</sup> or on-chip oscillator clock divided-by-1, -8, -32, or -2n (n=1 to 15. No division when n=0). The CM21 bit determines which clock is selected.

When the CM02 bit is set to "1" (peripheral function stops in wait mode) when entering wait mode, f<sub>1</sub>, f<sub>8</sub>, f<sub>32</sub> and f<sub>2n</sub> stop running. These clocks also stop in low-power consumption mode.

f<sub>1</sub>, f<sub>8</sub> and f<sub>2n</sub> are used as the operation clock for the serial I/O and the count source for timers A and B. The CNT3 to CNT0 bits in the TCSPR register selects a f<sub>2n</sub> division. f<sub>1</sub> is also used as the operation clock for the intelligent I/O.

The CLKOUT pin outputs f<sub>8</sub> and f<sub>32</sub>. Refer to **8.4 Clock Output Function** for details.

### 8.3.2 f<sub>AD</sub>

f<sub>AD</sub> is the operation clock for the A/D convertor and has the same frequency as the main clock<sup>(1)</sup> and on-chip oscillator clock. The CM21 bit determines which clock is selected.

When the CM02 bit is set to "1" (peripheral function stop in wait mode) when entering wait mode, f<sub>AD</sub> stops. f<sub>AD</sub> also stops in low-power consumption mode.

#### NOTES:

1. When the CM17 bit is set to "1" (PLL clock as CPU clock source), the PLL clock is the main clock.



### 8.3.3 fc32

fc32 is the sub clock divided by 32. fc32 is used for as a count source for the timers A and B. fc32 is available when the sub clock is running.

## 8.4 Clock Output Function

The CLKOUT pin outputs fc, f8 or f32.

In memory expansion and microprocessor modes, a clock having the same frequency as the CPU clock can be output from the BCLK pin as BCLK.

Table 8.4 lists CLKOUT pin function in single-chip mode. Table 8.5 lists CLKOUT pin functions in memory expansion and microprocessor modes.

**Table 8.4 CLKOUT Pin in Single-Chip Mode**

PM0 Register <sup>(1)</sup>		CM0 Register <sup>(2)</sup>		CLKOUT Pin Function
PM07		CM01	CM00	
—		0	0	P53 I/O port
1		0	1	Outputs fc
1		1	0	Outputs f8
1		1	1	Outputs f32

- : Can be set to either "0" or "1"

NOTES:

1. Rewrite the PM0 register after the PRC1 bit in the PRCR register is set to "1" (write enable)
2. Rewrite the CM0 register after the PRC0 bit in the PRCR register is set to "1" (write enable)

**Table 8.5 BCLK/CLKout Pin in Memory Expansion Mode and Microprocessor Mode**

PM1 Register <sup>(1)</sup>		PM0 Register <sup>(1)</sup>		CM0 Register <sup>(2)</sup>		CLKOUT Pin Function
PM15	PM14	PM07		CM01	CM00	
002, 102, 112,		0		0 <sup>(3)</sup>	0 <sup>(3)</sup>	Outputs BCLK
		1		0	0	Outputs "L" (not P53)
		1		0	1	Outputs fc
		1		1	0	Outputs f8
		1		1	1	Outputs f32
0	1	—		0 <sup>(3)</sup>	0 <sup>(3)</sup>	Outputs ALE

- : Can be set to either "0" or "1"

NOTES:

1. Rewrite the PM0 and PM1 register after the PRC1 bit in the PRCR register is set to "1" (write enable)
2. Rewrite the CM0 register after the PRC0 bit in the PRCR register is set to "1" (write enable)
3. When the PM07 bit is set to "0" (selected in the CM01 to CM00 bits) or the PM15 to PM14 bits are set to "012" (P53/BCLK), set the CM01 to CM00 bits to "002" (I/O port P53)

## 8.5 Power Consumption Control

Normal operation mode, wait mode and stop mode are provided as the power consumption control.

All mode states, except wait mode and stop mode, are called normal operation mode in this document.

Figure 8.14 shows a block diagram of status transition in wait mode and stop mode. Figure 8.15 shows a block diagram of status transition in all modes.

### 8.5.1 Normal Operation Mode

The normal operation mode is further separated into six modes.

In normal operation mode, the CPU clock and peripheral function clock are supplied to operate the CPU and peripheral function. The power consumption control is enabled by controlling the CPU clock frequency. The higher the CPU clock frequency, the more processing power increases. The lower the CPU clock frequency, the more power consumption decreases. When unnecessary oscillation circuits stop, power consumption is further reduced.

#### 8.5.1.1 High-Speed Mode

The main clock<sup>(1)</sup> becomes the CPU clock and the clock source for the peripheral function clock. When the sub clock runs, fc32 can be used as a count source for the timers A and B.

#### 8.5.1.2 Medium-Speed Mode

The main clock divided-by-2, -3, -4, -6, -8, -10, -12, -14, or -16 becomes the CPU clock. The main clock is a clock source for the peripheral function clock. When the sub clock runs, fc32 can be used as the count source for the timers A and B.

#### 8.5.1.3 Low-Speed Mode

The sub clock becomes the CPU clock. The main clock is the count source for the peripheral function clock. fc32 can be used as the count source for the timers A and B.

#### 8.5.1.4 Low-Power Consumption Mode

Low-power consumption mode is entered when the main clock stops in low-speed mode. The sub clock becomes the CPU clock. fc32 can be used as the count source for timers A and B. Only fc32 can be used as the peripheral function clock. In low-power consumption mode, the MCD register is set to "0816" (divide-by-8 mode). Therefore, when the main clock resumes running, the microcomputer is in middle-speed mode (divide-by-8 mode).

#### 8.5.1.5 On-chip Oscillator Mode

The on-chip oscillator clock divided-by-1(no division), -2, -3, -4, -6, -8, -10, -12, -14, or -16 becomes the CPU clock. The on-chip oscillator clock is the clock source for the peripheral function clock. When the sub clock runs, fc32 can be used as the count source for the timers A and B.

#### 8.5.1.6 On-chip Oscillator Low-Power Consumption Mode

The microcomputer enters on-chip oscillator low-power consumption mode when the main clock stops in on-chip oscillator mode. The on-chip oscillator clock divided-by-1(no division), -2, -3, -4, -6, -8, -10, -12, -14, or -16 becomes the CPU clock. The on-chip oscillator clock is the clock source for the peripheral function clock. When the sub clock runs, fc32 can be used as the count source for the timers A and B.

Switch the CPU clock after the clock to be switched to stabilizes. Sub clock oscillation will take longer<sup>(2)</sup> to stabilize. Wait, by program, until the clock stabilizes.

To switch the on-chip oscillator to the main clock, enter medium-speed mode (divide-by-8) after the main clock is divided by eight in on-chip oscillator mode (MCD register=0816).

Do not enter on-chip oscillator mode or on-chip oscillator low-power consumption mode from low-speed mode or low-power consumption mode and vice versa.

#### NOTES:

1. When the CM17 bit is set to "1" (PLL clock as CPU clock source), the PLL clock is the main clock.
2. Contact your oscillator manufacturer for oscillation stabilization time.

## 8.5.2 Wait Mode

In wait mode, the CPU clock stops. The CPU and watchdog timer, operated by the CPU clock, also stop. Because the main clock, sub clock, on-chip oscillator clock and PLL clock continue running, the peripheral functions using these clocks also continue to operate.

### 8.5.2.1 Peripheral Function Clock Stop Function

If the CM02 bit is set to "1" (peripheral function clock stops in wait mode), f1, f8, f32, f2n and fAD stop in wait mode. Power consumption can be reduced. fc32 does not stop.

### 8.5.2.2 Before Entering Wait Mode

If the CM17 bit is set to "1" (PLL clock as CPU clock source), set the CM17 bit to "0" (main clock as CPU clock source) first. Then set the PLC07 bit in the PLC0 register to "0" (PLL stop), the PLV00 bit in the PLV register to "0" (cut off power to PLL), and enter wait mode

### 8.5.2.3 Pin Status in Wait Mode

Table 8.6 lists pin states in wait mode.

**Table 8.6 Pin States in Wait Mode**

Pin		Memory Expansion Mode Microprocessor Mode	Single-Chip Mode
Address Bus, Data Bus, CS0 to CS3, BHE		Maintains state immediately before entering wait mode	
RD, WR, WRL, WRH, DW, CASL, CASH		"H" (1)	
RAS		"H" (1)	
HLDA, BCLK		"H"	
ALE		"L"	
Port		Maintains state immediately before entering wait mode	
CLKOUT	When fc is selected	Outputs clock	
	When f8, f32 are selected	When the CM02 bit in the CM0 register is set to "0" (peripheral function clock not stop in wait mode), the clock is output. When the CM02 bit is set to "1" (peripheral function clock stopped in wait mode), the state immediately before entering wait mode is maintained.	

**NOTES:**

1. When performing a self-refresh operation using the DRAMC,  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  become low ("L").

### 8.5.2.4 Exiting Wait Mode

Wait mode is exited by the hardware reset,  $\overline{\text{NMI}}$  interrupt or peripheral function interrupts.

When the hardware reset or  $\overline{\text{NMI}}$  interrupt, but not the peripheral function interrupts, is used to exit wait mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupt disabled) before executing the WAIT instruction.

The CM02 bit affects the peripheral function interrupts. When the CM02 bit is set to "0" (peripheral function clock does not stop in wait mode), all peripheral function interrupts can be used to exit wait mode. When the CM02 bit is set to "1" (peripheral function clock stops in wait mode), peripheral functions using the peripheral function clock stop. Therefore, the peripheral function interrupts cannot be used to exit wait mode. However, peripheral function interrupts caused by an external signal can be used to exit wait mode.

The CPU clock used when exiting wait mode by the peripheral function interrupts or  $\overline{\text{NMI}}$  interrupt is the same CPU clock used when WAIT instructions are executed.

Table 8.7 shows interrupts to be used to exit wait mode and usage conditions.

**Table 8.7 Interrupts to Exit Wait Mode**

Interrupt	When CM02=0	When CM02=1
NMI Interrupt	Available	Available
Serial I/O Interrupt	Available when the internal and external clocks are used	Available only when the external clock is used
Key Input Interrupt	Available	Available
A/D Conversion Interrupt	Available in single or single-sweep mode	Do not use
Timer A Interrupt Timer B Interrupt	Available in all modes	Available in event counter mode or when the count source is fc32
INT Interrupt	Available	Available
CAN Interrupt	Available	Do not use
Intelligent I/O Interrupt	Available	Do not use

### 8.5.2.5 Entering Wait Mode

The microcomputer enters wait mode when WAIT instructions are executed.

Follow the procedure below to enter wait mode.

- Initial Setting

Set each interrupt priority level after setting the minimum interrupt priority level required to exit stop mode and wait mode, controlled by the RLVL2 to RLVL0 bits in the RLVL register, to "7".

- Before Execution of WAIT Instruction

(1) Set the interrupt priority level of the interrupt being used to exit wait mode

(2) Set the interrupt priority levels of the interrupts not being used to exit wait mode

(3) Set the IPL in the FLG register. Then, set the minimum interrupt priority level required to exit stop mode and wait mode to the same level as the IPL. (Interrupt priority level of the interrupt used to exit wait mode > minimum interrupt priority level to exit wait mode ≥ interrupt priority level of the interrupts not used to exit wait mode)

(4) Set the I flag to "1"

(5) Execute WAIT instruction

- After Exiting Wait Mode

Set the interrupt priority level required to exit wait mode to "7" immediately after exiting wait mode.

### 8.5.3 Stop Mode

In stop mode, all oscillators and resonators stop. The CPU clock and peripheral function clock, as well as the CPU and peripheral functions operated by these clocks, also stop. The least power required to operate the microcomputer is in stop mode. The internal RAM holds its data if the voltage applied to the Vcc pin is 2.5V or more.

Interrupts used to exit stop mode are  $\overline{\text{NMI}}$  interrupt, key input interrupt and  $\overline{\text{INT}}$  interrupt.

#### 8.5.3.1 Before Entering Stop Mode

When the CM10 bit in the CM1 register is set to "1" (all clocks stop), stop mode is entered. The MCD register is simultaneously set to "0816" (divide-by-8 mode).

Do not enter stop mode when the CM21 bit in the CM2 register is set to "1" (on-chip oscillator clock as CPU clock source). Enter stop mode after setting the CM20 bit to "0" (oscillation stop detect function disabled) and the CM21 bit to "0" (main clock as CPU clock source).

To enter stop mode when the CM17 bit is set to "1" (PLL clock as CPU clock source), set the CM17 bit to "0" (main clock as CPU clock source) first. Then, set the PLC07 bit to "0" (PLL off), the PLV00 bit to "0" (cut off power to PLL) and enter stop mode.

#### 8.5.3.2 Pin Status in Stop Mode

Table 8.8 lists pin status in stop mode.

**Table 8.8 Pin Status in Stop Mode**

Pin		Memory Expansion Mode Microprocessor Mode	Single-Chip Mode
Address Bus, Data Bus, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ , $\overline{\text{BHE}}$		Maintains state immediately before entering stop mode	
$\overline{\text{RD}}$ , $\overline{\text{WR}}$ , $\overline{\text{WRL}}$ , $\overline{\text{WRH}}$ , $\overline{\text{DW}}$ , $\overline{\text{CASL}}$ , $\overline{\text{CASH}}$		"H" (1)	
$\overline{\text{RAS}}$		"H" (1)	
$\overline{\text{HLDA}}$ , $\overline{\text{BCLK}}$		"H"	
$\overline{\text{ALE}}$		"H"	
Port		Maintains state immediately before entering stop mode	
$\overline{\text{CLKOUT}}$	When $\text{fc}$ selected	"H"	
	When $\text{f8}$ , $\text{f32}$ selected	Maintains state immediately before entering stop mode	
$\text{XIN}$		High-impedance	
$\text{XOUT}$		"H"	
$\text{XCIN}$ , $\text{XCOUT}$		High-impedance	

**NOTES:**

1. When performing a self-refresh operation using the DRAMC,  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  become low ("L").

#### 8.5.3.3 Exiting Stop Mode

Stop mode is exited by a hardware reset,  $\overline{\text{NMI}}$  interrupt or peripheral function interrupts (key input interrupt and  $\overline{\text{INT}}$  interrupt).

When the hardware reset or  $\overline{\text{NMI}}$  interrupt, but not the peripheral function interrupts, is used to exit wait mode, set all ILVL2 to ILVL0 bits in the interrupt control registers for the peripheral function interrupt to "0002" (interrupt disabled) before setting the CM10 bit to "1".

When stop mode is exited by the peripheral function interrupt or  $\overline{\text{NMI}}$  interrupt, the CPU clock source is as follows, in accordance with the CPU clock source setting before the microcomputer had entered stop mode.

- When the sub clock is the CPU clock before entering stop mode : Sub clock
- When the main clock is the CPU clock before entering stop mode : Main clock divided by 8

#### 8.5.3.4 Entering Stop Mode

Follow the procedure below to enter stop mode.

- Initial Setting

Set each interrupt priority level after setting the minimum interrupt priority level required to exit stop mode and wait mode, controlled by the RLVL2 to RLVL0 bits in the RLVL register, to "7".

- Before Entering Stop Mode

(1) Set the interrupt priority level of the interrupt being used to exit stop mode

(2) Set the interrupt priority levels of the interrupts not being used to exit stop mode

(3) Set the IPL in the FLG register. Then set the minimum interrupt priority level required to exit stop mode and wait mode to the same level as the IPL. (Interrupt priority level of the interrupt used to exit stop mode > minimum interrupt priority level to exit stop mode  $\geq$  interrupt priority level of the interrupts not used to exit stop mode)

(4) Set the I flag to "1"

(5) Set the CM10 bit in the CM1 register to "1" (all clocks stop) after setting the PRC0 bit in the PRCR register to "1" (write enabled)

- After Exiting Stop Mode

Set the interrupt priority level required to exit stop mode to "7" immediately after exiting stop mode.




Figure 8.14 Status Transition in Wait Mode and Stop Mode




## 9. Protection

The protection function protects important registers from being easily overwritten when a program runs out of control.

Figure 9.1 shows the PRCR register. Each bit in the PRCR register protects the following registers:

- The PRC0 bit protects the CM0, CM1, CM2, MCD, PLC0 and PLC1 registers;
- The PRC1 bit protects the PM0, PM1, PM2, INVC0 and INVC1 registers;
- The PRC2 bit protects the PD9 and PS3 registers;
- The PRC3 bit protects the PLV and VDC0 registers.

The PRC2 bit is set to "0" (write disable) when data is written to a desired address after setting the PRC2 bit to "1" (write enable). Set the PD9 and PS3 registers immediately after setting the PRC2 bit in the PRCR register to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the following instruction. The PRC0, PRC1 and PRC3 bits are not set to "0" even if data is written to desired addresses. Set the PRC0, PRC1 and PRC3 bits to "0" by program.




**Figure 9.1 PRCR Register**



# 10. Interrupts

## 10.1 Types of Interrupts

Figure 10.1 shows types of interrupts.



**Figure 10.1 Interrupts**

- Maskable Interrupt

The I flag enables or disables an interrupt.

The interrupt priority order based on interrupt priority level **can be changed**.

- Non-maskable Interrupt

The I flag does not enable nor disable an interrupt .

The interrupt priority order based on interrupt priority level **cannot be changed**.

## 10.2 Software Interrupts

Software interrupt occurs when an instruction is executed. The software interrupts are non-maskable interrupts.

### 10.2.1 Undefined Instruction Interrupt

The undefined instruction interrupt occurs when the UND instruction is executed.

### 10.2.2 Overflow Interrupt

The overflow interrupt occurs when the O flag in the FLG register is set to "1" (arithmetic operation overflow) and the INTO instruction is executed.

Instructions to set the O flag are :

ABS, ADC, ADCF, ADD, ADDX, CMP, CMPX, DIV, DIVU, DIVX, NEG, RMPA, SBB, SCMPU, SHA, SUB, SUBX

### 10.2.3 BRK Interrupt

The BRK interrupt occurs when the BRK instruction is executed.

### 10.2.4 BRK2 Interrupt

The BRK2 interrupt occurs when the BRK2 instruction is executed.  
Do not use this interrupt. For development support tools only.

### 10.2.5 INT Instruction Interrupt

The INT instruction interrupt occurs when the INT instruction is executed. The INT instruction can select software interrupt numbers 0 to 63. Software interrupt numbers 7 to 54, and 57 are assigned to the vector table used for the peripheral function interrupt. Therefore, the microcomputer executes the same routine when the INT instruction is executed as when a peripheral function interrupt occurs.

When the INT instruction is executed, the FLG register and PC are saved to the stack. PC also stores the relocatable vector of the specified software interrupt number. Where the stack is saved varies, depending on the software interrupt number. ISP is selected as the stack for the software interrupt numbers 0 to 31 (the U flag is set to "0"). SP, which is set before the INT instruction is executed, is selected as the stack for the software interrupt numbers 32 to 63 (the U flag is not changed).

With the peripheral function interrupt, the FLG register is saved and the U flag is set to "0" (ISP select) when an interrupt request is acknowledged. With software interrupt numbers 32 to 54 and 57, the SP to be used varies, depending on whether the interrupt is generated by the peripheral function interrupt request or by the INT instruction.

## 10.3 Hardware Interrupts

Special interrupts and peripheral function interrupts are available as hardware interrupts.

### 10.3.1 Special Interrupts

Special interrupts are non-maskable interrupts.

#### 10.3.1.1 $\overline{\text{NMI}}$ Interrupt

The  $\overline{\text{NMI}}$  interrupt occurs when a signal applied to the  $\overline{\text{NMI}}$  pin changes from an "H" signal to an "L" signal. Refer to **10.8  $\overline{\text{NMI}}$  Interrupt** for details.

#### 10.3.1.2 Watchdog Timer Interrupt

The watchdog timer interrupt occurs when the count source of the watchdog timer underflows. Refer to **11. Watchdog Timer** for details.

#### 10.3.1.3 Oscillation Stop Detection Interrupt

The oscillation stop detection interrupt occurs when the microcomputer detects a main clock oscillation stop. Refer to **8. Clock Generating Circuit** for details.

#### 10.3.1.4 Single-Step Interrupt

Do not use the single-step interrupt. For development support tool only.

#### 10.3.1.5 Address Match Interrupt

The address match interrupt occurs immediately before executing an instruction that is stored into an address indicated by the RMADi register (i=0 to 3) when the AIERi bit in the AIER register is set to "1" (address match interrupt enabled). Set the starting address of the instruction in the RMADi register. The address match interrupt does not occur when a table data or addresses of the instruction other than the starting address, if the instruction has multiple addresses, is set. Refer to **10.10 Address Match Interrupt** for details.

### 10.3.2 Peripheral Function Interrupt

The peripheral function interrupt occurs when a request from the peripheral functions in the microcomputer is acknowledged. The peripheral function interrupts and software interrupt numbers 7 to 54 and 57 for the INT instruction use the same interrupt vector table. The peripheral function interrupt is a maskable interrupt.

See **Table 10.2** about how the peripheral function interrupt occurs. Refer to the descriptions of each function for details.

## 10.4 High-Speed Interrupt

The high-speed interrupt executes an interrupt sequence in 5 cycles and returns from the interrupt in 3 cycles.

When the FSIT bit in the RLVL register is set to "1" (interrupt priority level 7 available for the high-speed interrupt), the ILVL2 to ILVL0 bits in the interrupt control registers can be set to "1112" (level 7) to use the high-speed interrupt.

Only one interrupt can be set as the high-speed interrupt. When using the high-speed interrupt, do not set multiple interrupts to interrupt priority level 7. Set the DMAII bit in the RLVL register to "0" (interrupt priority level 7 available for interrupts).

Set the starting address of the high-speed interrupt routine in the VCT register.

When the high-speed interrupt is acknowledged, the FLG register is saved to the SVF register and PC is saved to the SVP registers. The program is executed from an address indicated by the VCT register.


Execute the FREIT instruction to return from the high-speed interrupt routine.

The values saved to the SVF and SVP registers are restored to the FLG register and PC by executing the FREIT instruction.

The high-speed interrupt and the DMA2 and DMA3 use the same register. When using the high-speed interrupt, neither DMA2 nor DMA3 is available. DMA0 and DMA1 can be used.

## 10.5 Interrupts and Interrupt Vectors

There are four bytes in one vector. Set the starting address of interrupt routine in each vector table. When an interrupt request is acknowledged, the program is executed from the address set in the interrupt vectors. Figure 10.2 shows the interrupt vector.



**Figure 10.2** Interrupt Vector

### 10.5.1 Fixed Vector Tables

The fixed vector tables are allocated addresses FFFFDC<sub>16</sub> to FFFFFFF<sub>16</sub>. Table 10.1 lists the fixed vector tables. Refer to **25.2 Functions to Prevent Flash Memory from Rewriting** for fixed vectors of flash memory.

**Table 10.1 Fixed Vector Table**

Interrupt Generated by	Vector Addresses Address (L) to Address (H)	Remarks	Reference
Undefined Instruction	FFFFDC <sub>16</sub> to FFFFDF <sub>16</sub>		M32C/80 series software manual
Overflow	FFFFE0 <sub>16</sub> to FFFFE3 <sub>16</sub>		
BRK Instruction	FFFFE4 <sub>16</sub> to FFFFE7 <sub>16</sub>	If the content of address FFFFE7 <sub>16</sub> is FF <sub>16</sub> , the program is executed from the address stored into software interrupt number 0 in the relocatable vector table	
Address Match	FFFFE8 <sub>16</sub> to FFFFEB <sub>16</sub>		
-	FFFFEC <sub>16</sub> to FFFFEF <sub>16</sub>	Reserved space	
Watchdog Timer	FFFFF0 <sub>16</sub> to FFFFF3 <sub>16</sub>	These addresses are used for the watchdog timer interrupt and the oscillation stop detect interrupt	Clock oscillation circuit, Watchdog timer
-	FFFFF4 <sub>16</sub> to FFFFF7 <sub>16</sub>	Reserved space	
NMI	FFFFF8 <sub>16</sub> to FFFFFB <sub>16</sub>		
Reset	FFFFFC <sub>16</sub> to FFFFFFF <sub>16</sub>		Reset

### 10.5.2 Relocatable Vector Tables

The relocatable vector tables occupy 256 bytes from the starting address set in the INTB register. Table 10.2 lists the relocatable vector tables.

Set an even address as the starting address of the vector table set in the INTB register to increase interrupt sequence execution rate.

**Table 10.2 Relocatable Vector Tables**

Interrupt Generated by	Vector Table Address Address(L) to Address(H) <sup>(1)</sup>	Software Interrupt Number	Reference
BRK Instruction <sup>(2)</sup>	+0 to +3 (0000 <sub>16</sub> to 0003 <sub>16</sub> )	0	M32C/80 Series Software Manual
Reserved Space	+4 to +27 (0004 <sub>16</sub> to 001B <sub>16</sub> )	1 to 6	
A/D1	+28 to +31 (001C <sub>16</sub> to 001F <sub>16</sub> )	7	A/D Converter
DMA0	+32 to +35 (0020 <sub>16</sub> to 0023 <sub>16</sub> )	8	DMAC
DMA1	+36 to +39 (0024 <sub>16</sub> to 0027 <sub>16</sub> )	9	
DMA2	+40 to +43 (0028 <sub>16</sub> to 002B <sub>16</sub> )	10	
DMA3	+44 to +47 (002C <sub>16</sub> to 002F <sub>16</sub> )	11	
Timer A0	+48 to +51 (0030 <sub>16</sub> to 0033 <sub>16</sub> )	12	Timer A
Timer A1	+52 to +55 (0034 <sub>16</sub> to 0037 <sub>16</sub> )	13	
Timer A2	+56 to +59 (0038 <sub>16</sub> to 003B <sub>16</sub> )	14	
Timer A3	+60 to +63 (003C <sub>16</sub> to 003F <sub>16</sub> )	15	
Timer A4	+64 to +67 (0040 <sub>16</sub> to 0043 <sub>16</sub> )	16	
UART0 Transmission, NACK <sup>(3)</sup>	+68 to +71 (0044 <sub>16</sub> to 0047 <sub>16</sub> )	17	Serial I/O
UART0 Reception, ACK <sup>(3)</sup>	+72 to +75 (0048 <sub>16</sub> to 004B <sub>16</sub> )	18	
UART1 Transmission, NACK <sup>(3)</sup>	+76 to +79 (004C <sub>16</sub> to 004F <sub>16</sub> )	19	
UART1 Reception, ACK <sup>(3)</sup>	+80 to +83 (0050 <sub>16</sub> to 0053 <sub>16</sub> )	20	
Timer B0	+84 to +87 (0054 <sub>16</sub> to 0057 <sub>16</sub> )	21	Timer B
Timer B1	+88 to +91 (0058 <sub>16</sub> to 005B <sub>16</sub> )	22	
Timer B2	+92 to +95 (005C <sub>16</sub> to 005F <sub>16</sub> )	23	
Timer B3	+96 to +99 (0060 <sub>16</sub> to 0063 <sub>16</sub> )	24	
Timer B4	+100 to +103 (0064 <sub>16</sub> to 0067 <sub>16</sub> )	25	
INT5	+104 to +107 (0068 <sub>16</sub> to 006B <sub>16</sub> )	26	Interrupt
INT4	+108 to +111 (006C <sub>16</sub> to 006F <sub>16</sub> )	27	
INT3	+112 to +115 (0070 <sub>16</sub> to 0073 <sub>16</sub> )	28	
INT2	+116 to +119 (0074 <sub>16</sub> to 0077 <sub>16</sub> )	29	
INT1	+120 to +123 (0078 <sub>16</sub> to 007B <sub>16</sub> )	30	
INT0	+124 to +127 (007C <sub>16</sub> to 007F <sub>16</sub> )	31	
Timer B5	+128 to +131 (0080 <sub>16</sub> to 0083 <sub>16</sub> )	32	Timer B
UART2 Transmission, NACK <sup>(3)</sup>	+132 to +135 (0084 <sub>16</sub> to 0087 <sub>16</sub> )	33	Serial I/O
UART2 Reception, ACK <sup>(3)</sup>	+136 to +139 (0088 <sub>16</sub> to 008B <sub>16</sub> )	34	
UART3 Transmission, NACK <sup>(3)</sup>	+140 to +143 (008C <sub>16</sub> to 008F <sub>16</sub> )	35	
UART3 Reception, ACK <sup>(3)</sup>	+144 to +147 (0090 <sub>16</sub> to 0093 <sub>16</sub> )	36	
UART4 Transmission, NACK <sup>(3)</sup>	+148 to +151 (0094 <sub>16</sub> to 0097 <sub>16</sub> )	37	
UART4 Reception, ACK <sup>(3)</sup>	+152 to +155 (0098 <sub>16</sub> to 009B <sub>16</sub> )	38	

**Table 10.2 Relocatable Vector Tables (Continued)**

Interrupt Generated by	Vector Table Address Address(L)to Address(H) <sup>(1)</sup>	Software Interrupt Number	Reference
Bus Conflict Detect, Start Condition Detect, Stop Condition Detect, (UART2) <sup>(3)</sup> , Fault Error <sup>(4)</sup>	+156 to +159 (009C <sub>16</sub> to 009F <sub>16</sub> )	39	Serial I/O
Bus Conflict Detect, Start Condition Detect, Stop Condition Detect, (UART3/UART0) <sup>(5)</sup> , Fault Error <sup>(4)</sup>	+160 to +163 (00A0 <sub>16</sub> to 00A3 <sub>16</sub> )	40	
Bus Conflict Detect, Start Condition Select, Stop Condition Detect, (UART4/UART1) <sup>(5)</sup> , Fault Error <sup>(4)</sup>	+164 to +167 (00A4 <sub>16</sub> to 00A7 <sub>16</sub> )	41	
A/D0	+168 to +171 (00A8 <sub>16</sub> to 00AB <sub>16</sub> )	42	A/D Converter
Key Input	+172 to +175 (00AC <sub>16</sub> to 00AF <sub>16</sub> )	43	Interrupts
Intelligent I/O Interrupt 0	+176 to +179 (00B0 <sub>16</sub> to 00B3 <sub>16</sub> )	44	Intelligent I/O CAN
Intelligent I/O Interrupt 1	+180 to +183 (00B4 <sub>16</sub> to 00B7 <sub>16</sub> )	45	
Intelligent I/O Interrupt 2	+184 to +187 (00B8 <sub>16</sub> to 00BB <sub>16</sub> )	46	
Intelligent I/O Interrupt 3	+188 to +191 (00BC <sub>16</sub> to 00BF <sub>16</sub> )	47	
Intelligent I/O Interrupt 4	+192 to +195 (00C0 <sub>16</sub> to 00C3 <sub>16</sub> )	48	
Intelligent I/O Interrupt 5	+196 to +199 (00C4 <sub>16</sub> to 00C7 <sub>16</sub> )	49	
Intelligent I/O Interrupt 6	+200 to +203 (00C8 <sub>16</sub> to 00CB <sub>16</sub> )	50	
Intelligent I/O Interrupt 7	+204 to +207 (00CC <sub>16</sub> to 00CF <sub>16</sub> )	51	
Intelligent I/O Interrupt 8	+208 to +211 (00D0 <sub>16</sub> to 00D3 <sub>16</sub> )	52	
Intelligent I/O Interrupt 9, CAN 0	+212 to +215 (00D4 <sub>16</sub> to 00D7 <sub>16</sub> )	53	
Intelligent I/O Interrupt 10, CAN 1	+216 to +219 (00D8 <sub>16</sub> to 00DB <sub>16</sub> )	54	
Reserved Space	+220 to +227 (00DC <sub>16</sub> to 00E3 <sub>16</sub> )	55 to 56	—
Intelligent I/O Interrupt 11, CAN 2	+228 to +231 (00E4 <sub>16</sub> to 00E7 <sub>16</sub> )	57	Intelligent I/O CAN
Reserved Space	+232 to +255 (00E8 <sub>16</sub> to 00FF <sub>16</sub> )	58 to 62	—
INT Instruction <sup>(2)</sup>	+0 to +3 (0000 <sub>16</sub> to 0003 <sub>16</sub> ) to +252 to +255 (00FC <sub>16</sub> to 00FF <sub>16</sub> )	0 to 63	Interrupts

**NOTES:**

1. These addresses are relative to those in the INTB register.
2. The I flag does not disable interrupts.
3. In I<sup>2</sup>C mode, NACK, ACK or start/stop condition detection causes interrupts to be generated.
4. When the  $\overline{SS}$  pin is selected, fault error causes an interrupt to be generated.
5. The IFSR6 bit in the IFSR register determines whether these addresses are used for an interrupt in UART0 or in UART3.  
The IFSR7 bit in the IFSR register determines whether these addresses are used for an interrupt in UART1 or in UART4.

## 10.6 Interrupt Request Reception

Software interrupts and special interrupts occur when conditions to generate an interrupt are met.

The peripheral function interrupts are acknowledged when all conditions below are met.

- I flag = "1"
- IR bit = "1"
- ILVL2 to ILVL0 bits > IPL

The I flag, IPL, IR bit and ILVL2 to ILVL0 bits are independent of each other. The I flag and IPL are in the FLG register. The IR bit and ILVL2 to ILVL0 bits are in the interrupt control register.

### 10.6.1 I Flag and IPL

The I flag enables or disables maskable interrupts. When the I flag is set to "1" (enable), all maskable interrupts are enabled; when the I flag is set to "0" (disable), they are disabled. The I flag is automatically set to "0" after reset.

IPL, consisting of three bits, indicates the interrupt priority level from level 0 to level 7.

If a requested interrupt has higher priority than that indicated by IPL, the interrupt is acknowledged.

Table 10.3 lists interrupt priority levels associated with IPL.

**Table 10.3 Interrupt Priority Levels**

IPL2	IPL1	IPL0	Interrupt Priority Levels
0	0	0	Level 1 and above
0	0	1	Level 2 and above
0	1	0	Level 3 and above
0	1	1	Level 4 and above
1	0	0	Level 5 and above
1	0	1	Level 6 and above
1	1	0	Level 7 and above
1	1	1	All maskable interrupts are disabled

### 10.6.2 Interrupt Control Register and RLVL Register

The peripheral function interrupts use interrupt control registers to control each interrupt. Figures 10.3 and 10.4 show the interrupt control register. Figure 10.5 shows the RLVL register.





Figure 10.3 Interrupt Control Register (1)



**Figure 10.4 Interrupt Control Register (2)****10.6.2.1 ILVL2 to ILVL0 Bits**

The ILVL2 to ILVL0 bits determines the interrupt priority level. The higher the interrupt priority level, the higher interrupt priority is.


When an interrupt request is generated, its interrupt priority level is compared to IPL. This interrupt is acknowledged only when its interrupt priority level is higher than IPL. When the ILVL2 to ILVL0 bits are set to "0002" (level 0), this interrupt is ignored.

**10.6.2.2 IR Bit**

The IR bit is set to "1" (interrupt requested) by hardware when an interrupt request is generated. The IR bit is set to "0" (no interrupt requested) by hardware after an interrupt request is acknowledged and the program in the corresponding interrupt vector is executed.

The IR bit can be set to "0" by program. Do not set to "1".

## Exit Priority Register



Symbol  
RLVL

Address  
009F<sub>16</sub>

After Reset  
XXXX 0000<sub>2</sub>

Bit Symbol	Bit Name	Function	RW
RLVL0	Stop/Wait Mode Exit Minimum Interrupt Priority Level Control Bit <sup>(1)</sup>	b2 b1 b0 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW
RLVL1			RW
RLVL2			RW
FSIT	High-Speed Interrupt Set Bit <sup>(2)</sup>	0: Interrupt priority level 7 is used for normal interrupt 1: Interrupt priority level 7 is used for high-speed interrupt	RW
— (b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
DMA II	DMAC II Select Bit <sup>(3,4)</sup>	0: Interrupt priority level 7 is used for interrupt 1: Interrupt priority level 7 is used for DMAC II transfer	RW
— (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

## NOTES:

1. The microcomputer exits stop or wait mode when the requested interrupt priority level is higher than the level set in the RLVL2 to RLVL0 bits. Set the RLVL2 to RLVL0 bits to the same value as IPL in the FLG register.
2. When the FSIT bit is set to "1" (high-speed interrupt), interrupt priority level 7 becomes the high-speed interrupt. In this case, set only one interrupt to interrupt priority level 7 and the DMA II bit to "0" (normal interrupt).
3. After reset, set the DMA II bit only once. Set the ILV1 to ILVL0 bits after setting the DMA II bit following reset. When setting the DMA II bit to "1", set the FSIT bit to "0" (normal interrupt). The DMAC II cannot be used simultaneously with the high-speed interrupt. I flag and IPL settings do not affect DMAC II transfer.
4. After reset, the DMA II bit is indeterminate. When using an interrupt, set the interrupt control register after setting the DMA II bit to "0".

Figure 10.5 RLVL Register

## 10.6.2.3 RLVL2 to RLVL0 Bits

When using an interrupt to exit stop or wait mode, refer to **8.5.2 Wait Mode** and **8.5.3 Stop Mode** for details.

### 10.6.3 Interrupt Sequence

The interrupt sequence is performed between an interrupt request acknowledgment and interrupt routine execution.

When an interrupt request is generated while an instruction is executed, the CPU determines its interrupt priority level after the instruction is completed. The CPU starts the interrupt sequence from the following cycle. However, in regards to the SCMPU, SIN, SMOVB, SMOVF, SMOVU, SSTR, SOUT or RMPA instruction, if an interrupt request is generated while executing the instruction, the microcomputer suspends the instruction to start the interrupt sequence.

The interrupt sequence is performed as follows:

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 000000<sub>16</sub> (address 000002<sub>16</sub> for the high-speed interrupt). Then, the IR bit applicable to the interrupt information is set to "0" (interrupt requested).
- (2) The FLG register, prior to an interrupt sequence, is saved to a temporary register<sup>(1)</sup> within the CPU.
- (3) Each bit in the FLG register is set as follows:
  - The I flag is set to "0" (interrupt disabled)
  - The D flag is set to "0" (single-step disabled)
  - The U flag is set to "0" (ISP selected)
- (4) A temporary register within the CPU is saved to the stack; or to the SVF register for the high-speed interrupt.
- (5) PC is saved to the stack; or to the SVP register for the high-speed interrupt.
- (6) The interrupt priority level of the acknowledged interrupt is set in IPL .
- (7) A relocatable vector corresponding to the acknowledged interrupt is stored into PC.


After the interrupt sequence is completed, an instruction is executed from the starting address of the interrupt routine.

#### NOTES:

1. Temporary register cannot be modified by users.

### 10.6.4 Interrupt Response Time

Figure 10.6 shows an interrupt response time. Interrupt response time is the period between an interrupt generation and the execution of the first instruction in an interrupt routine. An interrupt response time includes the period between an interrupt request generation and the completed execution of an instruction ((a) in Figure 10.6) and the period required to perform an interrupt sequence ((b) in Figure 10.6).



**Figure 10.6 Interrupt Response Time**

Time (a) varies depending on the instruction being executed. The DIV instruction requires the longest time (a); 40 cycles when an immediate value or register is set as the divisor .

When the divisor is a value in the memory, the following value is added.

- Normal addressing :  $2 + X$
- Index addressing :  $3 + X$
- Indirect addressing :  $5 + X + 2Y$
- Indirect index addressing :  $6 + X + 2Y$

X is the number of wait states for a divisor space. Y is the number of wait states for the space that stores indirect addresses. If X and Y are in an odd address or in 8-bit bus space, the X and Y value must be doubled.

Table 10.4 lists time (b).

**Table 10.4 Interrupt Sequence Execution Time**

Interrupt	Interrupt Vector Address	16-Bit Bus	8-Bit Bus
Peripheral Function	Even address	14 cycles	16 cycles
	Odd address <sup>(1)</sup>	16 cycles	16 cycles
INT Instruction	Even address	12 cycles	14 cycles
	Odd address <sup>(1)</sup>	14 cycles	14 cycles
NMI Watchdog Timer Undefined Instruction Address Match	Even address <sup>(2)</sup>	13 cycles	15 cycles
Overflow	Even address <sup>(2)</sup>	14 cycles	16 cycles
BRK Instruction (relocatable vector table)	Even address	17 cycles	19 cycles
	Odd address <sup>(1)</sup>	19 cycles	19 cycles
BRK Instruction (fixed vector table)	Even address <sup>(2)</sup>	19 cycles	21 cycles
High-Speed Interrupt	Vector table is internal register	5 cycles	

**NOTES:**

1. Allocate interrupt vectors to even addresses.
2. Vectors are fixed to even addresses.

**10.6.5 IPL Change when Interrupt Request is Acknowledged**

When a peripheral function request is acknowledged, IPL sets the priority level for the acknowledged interrupt.

Software interrupts and special interrupts have no interrupt priority level. If an interrupt request that has no interrupt priority level is acknowledged, the value shown in Table 10.5 is set in IPL as the interrupt priority level.

**Table 10.5 Interrupts without Interrupt Priority Levels and IPL**

Interrupt Sources	Level that is Set to IPL
Watchdog Timer, NMI, Oscillation Stop Detect	7
Reset	0
Software, Address Match	Not changed


### 10.6.6 Saving a Register

In the interrupt sequence, the FLG register and PC are saved to the stack.

After the FLG register is saved to the stack, 16 high-order bits and 16 low-order bits of PC, extended to 32 bits, are saved to the stack. Figure 10.7 shows the stack state before and after an interrupt request is acknowledged.

Other important registers are saved by program at the beginning of an interrupt routine. The PUSHM instruction can save all registers except SP.

Refer to **10.4 High-Speed Interrupt** for the high-speed interrupt.



**Figure 10.7 Stack States**

### 10.6.7 Restoration from Interrupt Routine

When the REIT instruction is executed at the end of an interrupt routine, the FLG register and PC, which have been saved to the stack, are automatically restored. The program, executed before the interrupt request has been acknowledged, starts running again. Refer to **10.4 High-Speed Interrupt** for the high-speed interrupt. Restore registers saved by program in an interrupt routine by the POPM instruction or others before the REIT and FREIT instructions. Register bank is switched back to the bank used prior to the interrupt sequence by the REIT or FREIT instruction.


### 10.6.8 Interrupt Priority

If two or more interrupt requests are sampled at the same sampling points (a timing to detect whether an interrupt request is generated or not), the interrupt with the highest priority is acknowledged.

Set the ILVL2 to ILVL0 bits to select the desired priority level for maskable interrupts (peripheral function interrupt).

Priority levels of special interrupts such as reset (reset has the highest priority) and watchdog timer are set by hardware. Figure 10.8 shows priority levels of hardware interrupts.

The interrupt priority does not affect software interrupts. The microcomputer jumps to the interrupt routine when the instruction is executed.



**Figure 10.8 Interrupt Priority**

### 10.6.9 Interrupt Priority Level Select Circuit

The interrupt priority level select circuit selects the highest priority interrupt when two or more interrupt requests are sampled at the same sampling point.

Figure 10.9 shows the interrupt priority level select circuit.




Figure 10.9 Interrupt Priority Level Select Circuit




## 10.7 $\overline{\text{INT}}$ Interrupt

The  $\overline{\text{INT}}_i$  interrupt ( $i = 0$  to  $5$ ) is generated by an external input. The LVS bit in the  $\text{INTiIC}$  register selects either an edge sense to generate an interrupt by an edge or a level sense to generate an interrupt by an applied signal level. The POL bit in the  $\text{INTiIC}$  register determines the polarity.

With an edge sense, when the  $\text{IFSR}_i$  bit in the IFSR register is set to "1" (both edges), an interrupt occurs on both rising and falling edges of the external input. If the  $\text{IFSR}_i$  bit is set to "1", set the POL bit in the corresponding register to "0" (falling edge).

With a level sense, set the  $\text{IFSR}_i$  bit to "0" (single edge). When the  $\overline{\text{INT}}_i$  pin input level reaches the level set in the POL bit, the IR bit in the  $\text{INTiIC}$  register is set to "1". The IR bit remains set to "1" even if the  $\overline{\text{INT}}_i$  pin level is changed. The IR bit is set to "0" when the  $\overline{\text{INT}}_i$  interrupt is acknowledged or when "0" is written by program.

Figure 10.10 shows the IFSR register.



**Figure 10.10 IFSR Register**

## 10.8 $\overline{\text{NMI}}$ Interrupt

The  $\overline{\text{NMI}}$  interrupt occurs when the signal applied to the P85/ $\overline{\text{NMI}}$  pin changes from an "H" signal to an "L" signal. The  $\overline{\text{NMI}}$  interrupt is a non-maskable interrupt. Although the P85/ $\overline{\text{NMI}}$  pin is used as the  $\overline{\text{NMI}}$  interrupt input pin, the P8\_5 bit in the P85 register indicates input level for this pin.

### NOTES:

When the  $\overline{\text{NMI}}$  function is not used, connect (pull-up) the  $\overline{\text{NMI}}$  pin to Vcc via a resistor. Because the  $\overline{\text{NMI}}$  interrupt cannot be ignored, the pin must be connected.

## 10.9 Key Input Interrupt

The key input interrupt request is generated when one of the signals applied to the P104 to P107 pins in input mode is on the falling edge. The key input interrupt can be also used as key-on wake-up function to exit wait or stop mode. With the key input interrupt, do not use P104 to P107 as A/D input ports. Figure 10.11 shows a block diagram of the key input interrupt. When an "L" signal is applied to any pins in input mode, signals applied to other pins are not detected as a request signal for an interrupt.

When the PSC\_7 bit in the PSC register<sup>(1)</sup> is set to "1" (key input interrupt disabled), no key input interrupt occurs regardless of interrupt control register settings. When the PSC\_7 bit is set to "1", no input from a port pin is available even when in input mode.

### NOTES:

1. Refer to **24. Programmable I/O Ports** for details on the PSC register.




Figure 10.11 Key Input Interrupt

## 10.10 Address Match Interrupt

The address match interrupt occurs immediately before executing an instruction that is stored into an address indicated by the RMADi register (i=0 to 3). The address match interrupt can be set in four addresses. The AIERi bit in the AIER register determines whether the interrupt is enabled or disabled. The I flag and IPL do not affect the address match interrupt.

Figure 10.12 shows registers associated with the address match interrupt.

Set the starting address of an instruction in the RMADi register. The address match interrupt does not occur when a table data or addresses other than the starting address of the instruction is set.




Figure 10.12 AIER Register and RMAD0 to RMAD7 Registers

### 10.11 Intelligent I/O Interrupt and CAN Interrupt

The intelligent I/O interrupt and CAN interrupt are assigned to software interrupt numbers 44 to 54, and 57. Figure 10.13 shows a block diagram of the intelligent I/O interrupt and CAN interrupt. Figure 10.14 shows the IIOiIR register ( $i = 0$  to 11). Figure 10.15 shows the IIOiIE register.


When using the intelligent I/O interrupt or CAN interrupt, set the IRLT bit in the IIOiIE register to "1" (interrupt request for interrupt used).

Various interrupt requests cause the intelligent I/O interrupt to occur. When an interrupt request is generated with intelligent I/O or CAN functions, the corresponding bit in the IIOiIR register is set to "1" (interrupt requested). When the corresponding bit in the IIOiIE register is set to "1" (interrupt enabled), the IR bit in the corresponding IIOiIC register is set to "1" (interrupt requested).

After the IR bit setting changes from "0" to "1", the IR bit remains set to "1" when a bit in the IIOiIR register is set to "1" by another interrupt request and the corresponding bit in the IIOiIE register is set to "1".

Bits in the IIOiIR register are not set to "0" automatically, even if an interrupt is acknowledged. Set each bit to "0" by program. If these bits remain set to "1", all generated interrupt requests are ignored.


CAN interrupt uses bit 7 in the IIO9IR to IIO11IR registers and bit 7 in the IIO9IE to IIO11IE registers. IIO9IR to IIO11IR registers share addresses with the CAN0IC to CAN2IC registers. Refer to **22.3 CAN Interrupt** for details.



**Figure 10.13 Intelligent I/O Interrupt and CAN Interrupt**

When using the intelligent I/O interrupt or CAN interrupt to activate DMA II, set the IRLT bit in the IIOiIE register to "0" (an interrupt used for DMAC, DMAC II) to enable the interrupt request that the IIOiIE register requires.

## Interrupt Request Register



### NOTES:

- See table below for bit symbols.
- Only "0" can be set (nothing is changed even if "1" is set).

### Bit Symbols for the Interrupt Request Register

Symbol	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IIO0IR	00A0 <sub>16</sub>	-	-	SIO0RR	G0RIR	-	PO13R	TM02R	-
IIO1IR	00A1 <sub>16</sub>	-	-	SIO0TR	G0TOR	-	PO14R	TM00R/PO00R	-
IIO2IR	00A2 <sub>16</sub>	-	-	SIO1RR	G1RIR	-	TM12R/PO12R	-	-
IIO3IR	00A3 <sub>16</sub>	-	-	SIO1TR	G1TOR	PO27R	PO10R	TM03R	-
IIO4IR	00A4 <sub>16</sub>	SRT0R	SRT1R	-	BT1R	PO32R	TM17R/PO17R	TM04R/PO04R	-
IIO5IR	00A5 <sub>16</sub>	-	-	-	SIO2RR	PO33R	PO21R	TM05R/PO05R	-
IIO6IR	00A6 <sub>16</sub>	-	-	-	SIO2TR	PO34R	PO20R	TM06R	-
IIO7IR	00A7 <sub>16</sub>	IE0R	-	-	BT0R	PO35R	PO22R	TM07R	-
IIO8IR	00A8 <sub>16</sub>	IE1R	IE2R	-	BT2R	PO36R	PO23R	TM11R/PO11R	-
IIO9IR	00A9 <sub>16</sub>	CAN0R	-	-	SIO3RR	PO31R	PO24R	PO15R	-
IIO10IR	00AA <sub>16</sub>	CAN1R	-	-	SIO3TR	PO30R	PO25R	TM16R/PO16R	-
IIO11IR	00AB <sub>16</sub>	CAN2R	-	-	BT3R	PO37R	PO26R	TM01R/PO01R	-

- BTiR : Intelligent I/O Group i Base Timer Interrupt Request Bit (i=0 to 3)
- TMijR : Intelligent I/O Group i Time Measurement j Interrupt Request Bit (j=0 to 7)
- POijR : Intelligent I/O Group i Waveform Generation Function j Interrupt Request Bit
- SIOiRR/SIOiTR : Intelligent I/O Group i Communication Function Interrupt Request Bit (RR:receive, TR:transmit)
- GiRIR/GiTOR : Intelligent I/O Group i HDLC Data Processing Function Interrupt Request Bit  
(RIR:input to receive, TOR:input to transmit)
- SRTiR : Intelligent I/O Group i Special Communication Function Interrupt Request Bit (i=0,1)
- IEkR : Intelligent I/O Group 2 IEBus Communication Function Interrupt Request Bit (k = 0 to 2)
- CANkR : CAN Communication Function Interrupt Request Bit
- : Reserved bit. Set to "0".

Figure 10.14 IIO0IR to IIO11IR Registers




Figure 10.15 IIO0IE to IIO11IE Registers

# 11. Watchdog Timer

The watchdog timer detects a program which is out of control. The watchdog timer contains a 15-bit counter which is decremented by the CPU clock that the prescaler divides. The CM06 bit in the CM0 register determines whether the watchdog timer interrupt request or reset is generated when the watchdog timer underflows. The CM06 bit can be set to "1" (reset) only. Once the CM06 bit is set to "1", it cannot be changed to "0" (watchdog timer interrupt) by program. The CM06 bit is set to "0" only after reset. When the main clock, on-chip oscillator clock, or the PLL clock runs as the CPU clock, the WDC7 bit in the WDC register determines whether the prescaler divides by 16 or by 128. When the sub clock runs as the CPU clock, the prescaler divides by 2 regardless of the WDC7 bit setting. Watchdog timer cycle is calculated as follows. Marginal errors, due to the prescaler, may occur in watchdog timer cycle.

When the main clock, on-chip oscillator clock, or PLL clock is selected as the CPU clock:

$$\text{Watchdog timer cycle} = \frac{\text{Divide by 16 or 128 prescaler} \times \text{counter value of watchdog timer (32768)}}{\text{CPU clock}}$$

When the sub clock is selected as the CPU clock,

$$\text{Watchdog timer cycle} = \frac{\text{Divided by 2 prescaler} \times \text{counter value of watchdog timer (32768)}}{\text{CPU clock}}$$

For example, if the CPU clock frequency is 30MHz and the prescaler divides by 16, watchdog timer cycle is approximately 17.5 ms.

The watchdog timer is reset when the WDTS register is set and when a watchdog timer interrupt request is generated. The prescaler is reset only when the microcomputer is reset. Both watchdog timer and prescaler stop after reset. They begin counting when the WDTS register is set.

The watchdog timer and prescaler stop in stop mode, wait mode and hold state. They resume counting from the value held when the mode or state is exited.

Figure 11.1 shows a block diagram of the watchdog timer. Figure 11.2 shows registers associated with the watchdog timer.




Figure 11.1 Watchdog Timer Block Diagram




Figure 11.2 WDC Register and WDTS Register



System Clock Control Register 0<sup>(1)</sup>

<div><div>b7b6b5b4b3b2b1b0</div><div><div></div><div></div><div></div><div>1</div><div></div><div></div><div></div><div></div></div></div>								Symbol CM0	Address 0006 <sub>16</sub>	After Reset 0000 X000 <sub>2</sub>
Bit Symbol	Bit Name	Function	RW							
CM00	Clock Output Function Select Bit <sup>(2)</sup>	b1 b0 0 0 : I/O port P5 <sub>3</sub> 0 1 : Outputs f <sub>c</sub> 1 0 : Outputs f <sub>8</sub> 1 1 : Outputs f <sub>32</sub>	RW							
CM01			RW							
CM02	In Wait Mode, Peripheral Function Clock Stop Bit	0 : Peripheral clock does not stop in wait mode 1 : Peripheral clock stops in wait mode <sup>(3)</sup>	RW							
<div><div></div><div>(b3)</div></div>	Reserved Bit	Set to "1"	RW							
CM04	Port Xc Switch Bit	0 : I/O port function 1 : XCIN-XCOUT oscillation function <sup>(4)</sup>	RW							
CM05	Main Clock (XIN-XOUT) Stop Bit <sup>(5)</sup>	0 : Main clock oscillates 1 : Main clock stops <sup>(6)</sup>	RW							
CM06	Watchdog Timer Function Select Bit	0 : Watchdog timer interrupt 1 : Reset <sup>(7)</sup>	RW							
CM07	System Clock Select Bit <sup>(8)</sup>	0 : Selects XIN - XOUT 1 : Selects XCIN - XCOUT	RW							

## NOTES:

1. Rewrite the CM0 register after the PRC0 bit in the PRCR register is set to "1" (write enable).
2. When the PM07 bit in the PM0 register is set to "0" (BCLK output), set the CM01 to CM00 bits to "002". When the PM15 to PM14 bits in the PM1 register is set to "012" (ALE output to P5<sub>3</sub>), set the CM01 to CM00 bits to "002". When the PM07 bit is set to "1" (function selected in the CM01 to CM00 bits) in microprocessor or memory expansion mode, and the CM01 to CM00 bits are set to "002", an "L" signal is output from port P5<sub>3</sub> (port P5<sub>3</sub> does not function as an I/O port).
3. fc<sub>32</sub> does not stop. When the CM02 bit is set to "1", the PLL clock cannot be used in wait mode.
4. When setting the CM04 bit to "1" (XCIN-XCOUT oscillation), set the PD8\_7 to PD8\_6 bits to "002" (with port P8<sub>7</sub> and P8<sub>6</sub> input mode) and the PU25 bit in the PUR2 register to "0" (no pull-up).
5. When entering the low-power consumption mode or on-chip oscillator low-power consumption mode, the CM05 bit stops the main clock. The CM05 bit cannot detect whether the main clock stops or not. To stop the main clock, set the CM05 bit to "1" after the CM07 bit is set to "1" with a stable sub clock oscillation or after the CM21 bit in the CM2 register is set to "1" (on-chip oscillator clock). When the CM05 bit is set to "1", XOUT becomes "H". The internal feedback resistance remains ON. XIN is pulled up to XOUT ("H" level) via the feedback resistance.
6. When the CM05 bit is set to "1", the MCD register is set to "08<sub>16</sub>" (divide-by-8 mode). In on-chip oscillation mode, the MCD register is not divided by eight even if the CM05 bit terminates XIN-XOUT.
7. Once the CM06 bit is set to "1", it cannot be set "0" by program.
8. After the CM04 bit is set to "1" with a stable sub clock oscillation, set the CM07 bit to "1" from "0". After the CM05 bit is set to "0" with a stable main clock oscillation, set the CM07 bit to "0" from "1". Do not set the CM07 bit and CM04 or CM05 bits simultaneously.

Figure 11.3 CM0 Register


## 12. DMAC

This microcomputer contains four DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC transmits a 8- or 16-bit data from a source address to a destination address whenever a transmit request occurs. DMA0 and DMA1 must be prioritized when using DMAC. DMAC2 and DMAC3 share registers required for high-speed interrupts. High-speed interrupts cannot be used when using three or more DMAC channels.

The CPU and DMAC use the same data bus, but DMAC has a higher bus access privilege than the CPU. The cycle-steal method employed by DMAC enables high-speed operation between a transfer request and the complete transmission of 16-bit (word) or 8-bit (byte) data. Figure 12.1 shows a mapping of registers used for DMAC. Table 12.1 lists specifications of DMAC. Figures 12.2 to 12.5 show registers associated with DMAC.

Because the registers shown in Figure 12.1 are allocated to the CPU, use the LDC instruction to write to the registers. To set DCT2, DCT3, DRC2, DRC3, DMA2 and DMA3 registers, set the B flag to "1" (register bank 1) and set R0 to R3, A0, A1 registers with the MOV instruction.

To set DSA2 and DSA3 registers, set the B flag to "1" and set the SB, FB, SVP, VCT registers with the LDC instruction. To set the DRA2 and DRA3 registers, set the SVP, VCT registers with the LDC instruction.



**Figure 12.1 Register Mapping for DMAC**


DMAC starts a data transfer by setting the DSR bit in the DMiSL register (i=0 to 3) or by using an interrupt request, generated by the functions determined by the DSEL 4 to DSEL0 bits in the DMiSL register, as a DMA request. Unlike interrupt requests, the I flag and interrupt control register do not affect DMA. Therefore, a DMA request can be acknowledged even if interrupt is disabled and cannot be acknowledged. In addition, the IR bit in the interrupt control register does not changed when a DMA request is acknowledged.

**Table 12.1 DMAC Specifications**

Item		Specification
Channels		4 channels (cycle-steal method)
Transfer Memory Space		<ul style="list-style-type: none"> <li>From a desired address in a 16M-byte space to a fixed address in a 16M-byte space</li> <li>From a fixed address in a 16M-byte space to a desired address in a 16M-byte space</li> </ul>
Maximum Bytes Transferred		128K bytes (when a 16-bit data is transferred) or 64K bytes (when an 8-bit data is transferred)
DMA Request Factors <sup>(1)</sup>		Falling edge or both edges of input signals to the INT0 to INT3 pins Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 to UART4 transmit and receive interrupt requests A/D conversion interrupt request Intelligent I/O interrupt request CAN interrupt request Software trigger
Channel Priority		DMA0 > DMA1 > DMA2 > DMA3 (DMA0 has highest priority)
Transfer Unit		8 bits, 16 bits
Destination Address		Forward/fixed (forward and fixed directions cannot be specified when specifying source and destination addresses simultaneously)
Transfer Mode	Single Transfer	Transfer is completed when the DCTi register (i = 0 to 3) is set to "0000 <sub>16</sub> "
	Repeat Transfer	When the DCTi register is set to "0000 <sub>16</sub> ", the value of the DRCi register is reloaded into the DCTi register and the DMA transfer is continued
DMA Interrupt Request Generation Timing		When the DCTi register changes "0001 <sub>16</sub> " to "0000 <sub>16</sub> "
DMA Startup	Single Transfer	DMA starts when a DMA request is generated after the DCTi register is set to "0001 <sub>16</sub> " or more and the MDi1 to MDi0 bits in the DMDj register (j = 0 to 1) are set to "012" (single transfer)
	Repeat Transfer	DMA starts when a DMA request is generated after the DCTi register is set to "0001 <sub>16</sub> " or more and the MDi1 to MDi0 bits are set to "112" (repeat transfer)
DMA Stop	Single Transfer	DMA stops when the MDi1 to MDi0 bits are set to "002" (DMA disabled) or when the DCTi register is set to "0000 <sub>16</sub> " (0 DMA transfer) by DMA transfer or write
	Repeat Transfer	DMA stops when the MDi1 to MDi0 bits are set to "002" or when the DCTi register is set to "0000 <sub>16</sub> " and the DRCi register set to "0000 <sub>16</sub> "
Reload Timing to the DCTi or DMAi Register		When the DCTi register is set to "0000 <sub>16</sub> " from "0001 <sub>16</sub> " in repeat transfer mode
DMA Transfer Cycles		Minimum 3 cycles

**NOTES:**

1. The IR bit in the interrupt control register does not changed when a DMA request is acknowledged.

**Figure 12.2 DM0SL to DM3SL Registers**

**Table 12.2 DMiSL Register (i = 0 to 3) Function**

Setting Value	DMA Request Cause			
b4 b3 b2 b1 b0	DMA0	DMA1	DMA2	DMA3
0 0 0 0 0	Software Trigger			
0 0 0 0 1	Falling edge of INT0	Falling edge of INT1	Falling edge of INT2	Falling edge of INT3 <sup>(1)</sup>
0 0 0 1 0	Both edges of INT0	Both edges of INT1	Both edges of INT2	Both edges of INT3 <sup>(1)</sup>
0 0 0 1 1	Timer A0 Interrupt Request			
0 0 1 0 0	Timer A1 Interrupt Request			
0 0 1 0 1	Timer A2 Interrupt Request			
0 0 1 1 0	Timer A3 Interrupt Request			
0 0 1 1 1	Timer A4 Interrupt Request			
0 1 0 0 0	Timer B0 Interrupt Request			
0 1 0 0 1	Timer B1 Interrupt Request			
0 1 0 1 0	Timer B2 Interrupt Request			
0 1 0 1 1	Timer B3 Interrupt Request			
0 1 1 0 0	Timer B4 Interrupt Request			
0 1 1 0 1	Timer B5 Interrupt Request			
0 1 1 1 0	UART0 Transmit Interrupt Request			
0 1 1 1 1	UART0 Receive or ACK Interrupt Request <sup>(3)</sup>			
1 0 0 0 0	UART1 Transmit Interrupt Request			
1 0 0 0 1	UART1 Receive or ACK Interrupt Request <sup>(3)</sup>			
1 0 0 1 0	UART2 Transmit Interrupt Request			
1 0 0 1 1	UART2 Receive or ACK Interrupt Request <sup>(3)</sup>			
1 0 1 0 0	UART3 Transmit Interrupt Request			
1 0 1 0 1	UART3 Receive or ACK Interrupt Request <sup>(3)</sup>			
1 0 1 1 0	UART4 Transmit Interrupt Request			
1 0 1 1 1	UART4 Receive or ACK Interrupt Request <sup>(3)</sup>			
1 1 0 0 0	A/D0 Interrupt Request	A/D1 Interrupt Request	A/D0 Interrupt request	A/D1 Interrupt Request
1 1 0 0 1	Intelligent I/O Interrupt 0 Request	Intelligent I/O Interrupt 7 Request	Intelligent I/O Interrupt 2 Request	Intelligent I/O Interrupt 9 Request <sup>(4)</sup>
1 1 0 1 0	Intelligent I/O Interrupt 1 Request	Intelligent I/O Interrupt 8 Request	Intelligent I/O Interrupt 3 Request	Intelligent I/O Interrupt 10 Request <sup>(5)</sup>
1 1 0 1 1	Intelligent I/O Interrupt 2 Request	Intelligent I/O Interrupt 9 Request <sup>(4)</sup>	Intelligent I/O Interrupt 4 Request	Intelligent I/O Interrupt 11 Request <sup>(6)</sup>
1 1 1 0 0	Intelligent I/O Interrupt 3 Request	Intelligent I/O Interrupt 10 Request <sup>(5)</sup>	Intelligent I/O Interrupt 5 Request	Intelligent I/O Interrupt 0 Request
1 1 1 0 1	Intelligent I/O Interrupt 4 Request	Intelligent I/O Interrupt 11 Request <sup>(6)</sup>	Intelligent I/O Interrupt 6 Request	Intelligent I/O Interrupt 1 Request
1 1 1 1 0	Intelligent I/O Interrupt 5 Request	Intelligent I/O Interrupt 0 Request	Intelligent I/O Interrupt 7 Request	Intelligent I/O Interrupt 2 Request
1 1 1 1 1	Intelligent I/O Interrupt 6 Request	Intelligent I/O Interrupt 1 Request	Intelligent I/O Interrupt 8 Request	Intelligent I/O Interrupt 3 Request

(Note 2)

(Note 2)

**NOTES:**

1. If the  $\overline{\text{INT3}}$  pin is used as data bus in the memory expansion mode or microprocessor mode, a DMA3 interrupt request cannot be generated by an input signal to the  $\overline{\text{INT3}}$  pin.
2. The falling edge and both edges of input signal into the  $\overline{\text{INTj}}$  pin ( $j = 0$  to  $3$ ) cause a DMA request. The  $\overline{\text{INT}}$  interrupt (the POL bit in the INTjIC register, the LVS bit, the IFSR register) is not affected and vice versa.
3. The UkSMR register and UkSMR2 register ( $k = 0$  to  $4$ ) switch the UARTj receive to ACK or ACK to UARTk receive.
4. The same setting is used to generate an intelligent I/O interrupt 9 request and a CAN interrupt 0 request.
5. The same setting is used to generate an intelligent I/O interrupt 10 request and a CAN interrupt 1 request.
6. The same setting is used to generate an intelligent I/O interrupt 11 request and a CAN interrupt 2 request.

DMA Mode Register 0<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
								DMD0	CPU Internal Register	0016	
								Bit Symbol	Bit Name	Function	RW
								MD00	Channel 0 Transfer Mode Select Bit	b1 b0 0 0 : DMA disabled 0 1 : Single transfer 1 0 : Do not set to this value 1 1 : Repeat transfer	RW
								MD01			RW
								BW0	Channel 0 Transfer Unit Select Bit	0 : 8 bits 1 : 16 bits	RW
								RW0	Channel 0 Transfer Direction Select Bit	0 : Fixed address to memory (forward direction) 1 : Memory (forward direction) to fixed address	RW
								MD10	Channel 1 Transfer Mode Select Bit	b5 b4 0 0 : DMA disabled 0 1 : Single transfer 1 0 : Do not set to this value 1 1 : Repeat transfer	RW
								MD11			RW
								BW1	Channel 1 Transfer Unit Select Bit	0 : 8 bits 1 : 16 bits	RW
								RW1	Channel 1 Transfer Direction Select Bit	0 : Fixed address to memory (forward direction) 1 : Memory (forward direction) to fixed address	RW

## NOTES:

1. Use the LDC instruction to set the DMD0 register.

DMA Mode Register 1<sup>(1)</sup>


b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
								DMD1	CPU Internal Register	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								MD20	Channel 2 Transfer Mode Select Bit	b1 b0 0 0 : DMA disabled 0 1 : Single transfer 1 0 : Do not set to this value 1 1 : Repeat transfer	RW
								MD21			RW
								BW2	Channel 2 Transfer Unit Select Bit	0 : 8 bits 1 : 16 bits	RW
								RW2	Channel 2 Transfer Direction Select Bit	0 : Fixed address to memory (forward direction) 1 : Memory (forward direction) to fixed address	RW
								MD30	Channel 3 Transfer Mode Select Bit	b5 b4 0 0 : DMA disabled 0 1 : Single transfer 1 0 : Do not set to this value 1 1 : Repeat transfer	RW
								MD31			RW
								BW3	Channel 3 Transfer Unit Select Bit	0 : 8 bits 1 : 16 bits	RW
								RW3	Channel 3 Transfer Direction Select Bit	0 : Fixed address to memory (forward direction) 1 : Memory (forward direction) to fixed address	RW

## NOTES:

1. Use the LDC instruction to set the DMD1 register.

Figure 12.3 DMD0 Register, DMD1 Register

## DMAi Transfer Count Register (i=0 to 3)




Symbol	Address	After Reset
DCT0 <sup>(2)</sup>	(CPU Internal Register)	XXXX <sub>16</sub>
DCT1 <sup>(2)</sup>	(CPU Internal Register)	XXXX <sub>16</sub>
DCT2(bank1;R0) <sup>(3)</sup>	(CPU Internal Register)	0000 <sub>16</sub>
DCT3(bank1;R1) <sup>(4)</sup>	(CPU Internal Register)	0000 <sub>16</sub>

Function	Setting Range	RW
Set the number of transfers	0000 <sub>16</sub> to FFFF <sub>16</sub> <sup>(1)</sup>	RW

## NOTES:

1. When the DCTi register to "0000<sub>16</sub>", no data transfer occurs regardless of a DMA request.
2. Use the LDC instruction to set the DCT0 and DCT1 registers.
3. To set the DCT2 register, set the B flag in the FLG register to "1" (register bank 1) and set R0 register. Use the MOV instruction to set the DCT2 register.
4. To set the DCT3 register, set the B flag to "1" and set R1 register. Use the MOV instruction to set the DCT3 register.

## DMAi Transfer Count Reload Register (i=0 to 3)



Symbol	Address	After Reset
DRC0 <sup>(1)</sup>	(CPU Internal Register)	XXXX <sub>16</sub>
DRC1 <sup>(1)</sup>	(CPU Internal Register)	XXXX <sub>16</sub>
DRC2(bank1;R2) <sup>(2)</sup>	(CPU Internal Register)	0000 <sub>16</sub>
DRC3(bank1;R3) <sup>(3)</sup>	(CPU Internal Register)	0000 <sub>16</sub>

Function	Setting Range	RW
Set the number of transfers	0000 <sub>16</sub> to FFFF <sub>16</sub>	RW

## NOTES:

1. Use the LDC instruction to set the DRC0 and DRC1 registers.
2. To set the DRC2 register, set the B flag in the FLG register to "1" (register bank 1) and set R2 register. Use the MOV instruction to set the DRC2 register.
3. To set the DRC3 register, set the B flag to "1" and set R3 register. Use the MOV instruction to set the DRC3 register.

Figure 12.4 DCT0 to DCT3 Registers and DRC0 to DRC3 Registers

## DMAi Memory Address Register (i=0 to 3)

b23	b16 b15	b8 b7	b0	Symbol	Address	After Reset
				DMA0 <sup>(2)</sup>	(CPU Internal Register)	XXXXXX <sub>16</sub>
				DMA1 <sup>(2)</sup>	(CPU Internal Register)	XXXXXX <sub>16</sub>
				DMA2(bank1;A0) <sup>(3)</sup>	(CPU Internal Register)	000000 <sub>16</sub>
				DMA3(bank1;A1) <sup>(4)</sup>	(CPU Internal Register)	000000 <sub>16</sub>

Function	Setting Range	RW
Set a source memory address or destination memory address <sup>(1)</sup>	000000 <sub>16</sub> to FFFFFFF <sub>16</sub> (16M-byte space)	RW

## NOTES:

- When the RWk bit (k=0 to 3) in the DMDj register (j=0, 1) is set to "0" (fixed address to memory), a destination address is selected. When the RWk bit is set to "1" (memory to fixed address), a source address is selected.
- Use the LDC instruction to set the DMA0 and DMA1 registers.
- To set the DMA2 register, set the B flag in the FLG register to "1" (register bank 1) and set A0 register. Use the MOV instruction to set the DMA2 register.
- To set the DMA3 register, set the B flag to "1" and set A1 register. Use the MOV instruction to set the DMA3 register.

## DMAi SFR Address Register (i=0 to 3)

b23	b16 b15	b8 b7	b0	Symbol	Address	After Reset
				DSA0 <sup>(2)</sup>	(CPU Internal Register)	XXXXXX <sub>16</sub>
				DSA1 <sup>(2)</sup>	(CPU Internal Register)	XXXXXX <sub>16</sub>
				DSA2(bank1;SB) <sup>(3)</sup>	(CPU Internal Register)	000000 <sub>16</sub>
				DSA3(bank1;FB) <sup>(4)</sup>	(CPU Internal Register)	000000 <sub>16</sub>

Function	Setting Range	RW
Set a source fixed address or destination fixed address <sup>(1)</sup>	000000 <sub>16</sub> to FFFFFFF <sub>16</sub> (16M-byte space)	RW

## NOTES:

- When the RWk bit (k=0 to 3) in the DMDj register (j=0, 1) is set to "0" (fixed address to memory), a source address is selected. When the RWk bit is set to "1" (memory to fixed address), a destination address is selected.
- Use the LDC instruction to set the DSA0 and DSA1 registers.
- To set the DSA2 register, set the B flag in the FLG register to "1" (register bank 1) and the set the SB register. Use the LDC instruction to set the DSA2 register.
- To set the DSA3 register, set the B flag to "1" and set the FB register. Use the LDC instruction to set the DSA3 register.

DMAi Memory Address Reload Register<sup>(1)</sup> (i=0 to 3)

b23	b16 b15	b8 b7	b0	Symbol	Address	After Reset
				DRA0	(CPU Internal Register)	XXXXXX <sub>16</sub>
				DRA1	(CPU Internal Register)	XXXXXX <sub>16</sub>
				DRA2(SVP) <sup>(2)</sup>	(CPU Internal Register)	XXXXXX <sub>16</sub>
				DRA3(VCT) <sup>(3)</sup>	(CPU Internal Register)	XXXXXX <sub>16</sub>

Function	Setting Range	RW
Set a source memory address or destination memory address	000000 <sub>16</sub> to FFFFFFF <sub>16</sub> (16M-byte space)	RW

## NOTES:

- Use the LDC instruction to set the these registers.
- To set the DRA2 register, set the SVP register.
- To set the DRA3 register, set the VCT register.

Figure 12.5 DMA0 to DMA3 Registers, DSA0 to DSA3 Registers and DRA0 to DRA3 Registers



## 12.1 Transfer Cycles

Transfer cycle contains a bus cycle to read data from a memory or the SFR area (source read) and a bus cycle to write data to a memory space or the SFR area (destination write). The number of read and write bus cycles depends on source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the DS register. Software wait state insertion and the  $\overline{\text{RDY}}$  signal make a bus cycle longer.

### 12.1.1 Effect of Source and Destination Addresses

When a 16-bit data is transferred with a 16-bit data bus, and the source address starts with an odd address, source read cycle has one more bus cycle compared to a source address starting with an even address.

When a 16-bit data is transferred with a 16-bit data bus and the destination address starts with an odd address, destination write cycle has one more bus cycle compared to a destination address starting with an even address.

### 12.1.2 Effect of the DS Register

In an external space in memory expansion or microprocessor mode, transfer cycle varies depending on the data bus used at the source and destination addresses. See **Figure 7.1** for details about the DS register.

- (1) When an 8-bit data bus (the DSi bit in the DS register is set to "0" (i=0 to 3)), accessing both source address and destination address, is used to transfer a 16-bit data, 8-bit data is transferred twice. Therefore, two bus cycles are required to read the data and another two bus cycles to write the data.
- (2) When an 8-bit data bus (the DSi bit in the DS register is set to "0" (i=0 to 3)), accessing source address, and a 16-bit data bus, accessing destination address, are used to transfer a 16-bit data, 8-bit data is read twice but is written once as 16-bit data. Therefore, two bus cycles are required for reading and one bus cycle is for writing.
- (3) When a 16-bit data bus, accessing source address, and an 8-bit data bus, accessing destination address, are used to transfer a 16-bit data, 16-bit data is read once and 8-bit data is written twice. Therefore, one bus cycle is required for reading and two bus cycles is for writing.

### 12.1.3 Effect of Software Wait State


When the SFR area or memory space with software wait states is accessed, the number of cycles is incremented by software wait states.

Figure 12.6 shows an example of a transfer cycle for the source-read bus cycle. In Figure 12.6, the number of source-read bus cycles is illustrated under different conditions, provided that the destination address is an address of an external space with two destination-write bus cycles (one bus cycle). In effect, the destination-write bus cycle is also affected by each condition and the transfer cycles change accordingly. To calculate a transfer cycle, apply respective conditions to both destination-write bus cycle and source-read bus cycle. As shown in example (2) of Figure 12.6, when an 8-bit data bus, accessing both source and destination addresses, is used to transfer a 16-bit data, two bus cycles each are required for the source-read bus cycle and destination-write bus cycle.


### 12.1.4 Effect of $\overline{\text{RDY}}$ Signal

In memory expansion or microprocessor mode, the  $\overline{\text{RDY}}$  signal affects external space. Refer to **7.2.6 RDY Signal** for details.


**(1) When 8-bit data is transferred  
or when 16-bit data is transferred from an even source address by a 16-bit data bus**




**(2) When 16-bit data is transferred from an odd source address  
or when 16-bit data is transferred from source by an 8-bit data bus**



**(3) When one wait state is inserted into the source-read bus cycle under the conditions in (1)**



**(4) When one wait state is inserted into the source-read bus cycle under the conditions in (2)**



**NOTES:**

1. The above applies when the destination write cycle is 2 cycles (1 bus cycle). However, if the destination write cycle is placed under these conditions, it will change to the same timing as the source-read bus cycle illustrated above.

**Figure 12.6 Transfer Cycle Examples with the Source-Read Bus Cycle**

## 12.2 DMAC Transfer Cycles

The number of DMAC transfer cycle can be calculated as follows.

Any combination of even or odd transfer read and write addresses are possible. Table 12.3 lists the number of DMAC transfer cycles. Table 12.4 lists coefficient j, k.

$$\text{Transfer cycles per transfer} = \text{Number of read cycle} \times j + \text{Number of write cycle} \times k$$

**Table 12.3 DMAC Transfer Cycles**

Transfer Unit	Bus Width	Access Address	Single-Chip Mode		Memory Expansion Mode Microprocessor Mode	
			Read Cycle	Write Cycle	Read Cycle	Write Cycle
8-bit transfers (BWi bit in the DMDp register = 0)	16-bit	Even	1	1	1	1
		Odd	1	1	1	1
	8-bit	Even	—	—	1	1
		Odd	—	—	1	1
16-bit transfers (BWi bit = 1)	16-bit	Even	1	1	1	1
		Odd	2	2	2	2
	8-bit	Even	—	—	2	2
		Odd	—	—	2	2

i = 0 to 3, p = 0 to 1

**Table 12.4 Coefficient j, k**

Internal Space			External Space					
Internal ROM or Internal RAM with no wait state	Internal ROM or Internal RAM with a wait state	SFR Area	Separate Bus with no wait state	Separate Bus with 1 wait state	Separate Bus with 2 wait states	Separate Bus with 3 wait states	Multiplexed Bus with 2 wait states	Multiplexed Bus with 3 wait states
j = 1 k = 1	j = 2 k = 2	j = 2 k = 2	j = 1 k = 2	j = 2 k = 2	j = 3 k = 3	j = 4 k = 4	j = 3 k = 3	j = 4 k = 4


## 12.3 Channel Priority and DMA Transfer Timing

When multiple DMA requests are generated in the same sampling period, between the falling edge of the CPU clock and the next falling edge, the DRQ bit in the DMiSL register (i = 0 to 3) is set to "1" (a request) simultaneously. Channel priority in this case is : DMA0 > DMA1 > DMA2 > DMA3.

Figure 12.7 shows an example of the DMA transfer by external factors.

In Figure 12.7, the DMA0 request which has the highest priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, the bus privilege is returned to the CPU. When the CPU has completed one bus access, the DMA1 transfer starts. After one DMA1 transfer is completed, the privilege is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DRQ bit. Therefore, when DMA requests, as DMA1 in Figure 12.7, occur more than once before receiving bus privilege, the DRQ bit is set to "0" as soon as privilege is acquired. The bus privilege is returned to the CPU when one transfer is completed.

**Figure 12.7 DMA Transfer by External Factors**

## 13. DMAC II

The DMAC II performs memory-to-memory transfer, immediate data transfer and calculation transfer, which transfers the sum of two data added by an interrupt request from any peripheral functions.

Table 13.1 lists specifications of the DMAC II.

**Table 13.1 DMAC II Specifications**

Item	Specification
DMAC II Request Factor	Interrupt requests generated by all peripheral functions when the ILVL2 to ILVL0 bits is set to "1112"
Transfer Data	<ul style="list-style-type: none"> <li>• Data in memory is transferred to memory (memory-to-memory transfer)</li> <li>• Immediate data is transferred to memory (immediate data transfer)</li> <li>• Data in memory (or immediate data) + data in memory is transferred to memory (calculation transfer)</li> </ul>
Transfer Block	8 bits or 16 bits
Transfer Space	64K-byte space in addresses 00000 <sub>16</sub> to 0FFFF <sub>16</sub> <sup>(1, 2)</sup>
Transfer Direction	Fixed or forward address Selected separately for each source address and destination address
Transfer Mode	Single transfer, burst transfer
Chained Transfer Function	Parameters (transfer count, transfer address and other information) are switched when transfer counter reaches zero
End-of-Transfer Interrupt	Interrupt occurs when a transfer counter reaches zero
Multiple Transfer Function	Multiple data can be transferred by a generated request for one DMA II transfer

NOTES:

1. When transferring a 16-bit data to destination address 0FFFF<sub>16</sub>, it is transferred to 0FFFF<sub>16</sub> and 10000<sub>16</sub>. The same transfer occurs when the source address is 0FFFF<sub>16</sub>.
2. The actual space where transfer can occur is limited due to internal RAM capacity.

### 13.1 DMAC II Settings

DMAC II can be made available by setting up the following registers and tables.

- RLVL register
- DMAC II Index
- Interrupt control register of the peripheral function causing a DMAC II request
- The relocatable vector table of the peripheral function causing a DMAC II request
- IRLT bit in the IIOiE register (i = 0 to 11) when using the intelligent I/O or CAN interrupt

Refer to **10. Interrupts** for details on the IIOiE register

#### 13.1.1 RLVL Register

When the DMAII bit is set to "1" (DMAC II transfer) and the FSIT bit to "0" (normal interrupt), the DMAC II is activated by an interrupt request from any peripheral function with the ILVL2 to ILVL0 bits in the interrupt control register set to "1112" (level 7).

Figure 13.1 shows the RLVL register.

## Exit Priority Register

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
								RLVL	009F <sub>16</sub>	XXXX 0000 <sub>2</sub>	
								Bit Symbol	Bit Name	Function	RW
								RLVL0	Stop/Wait Mode Exit Minimum Interrupt Priority Level Control Bit <sup>(1)</sup>	b2 b1 b0 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW
								RLVL1			RW
								RLVL2			RW
								FSIT	High-Speed Interrupt Set Bit <sup>(2)</sup>	0: Interrupt priority level 7 is used for normal interrupt 1: Interrupt priority level 7 is used for high-speed interrupt	RW
								— (b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
								DMA II	DMAC II Select Bit <sup>(3,4)</sup>	0: Interrupt priority level 7 is used for interrupt 1: Interrupt priority level 7 is used for DMAC II transfer	RW
								— (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

## NOTES:

1. The microcomputer exits stop or wait mode when the requested interrupt priority level is higher than the level set in the RLVL2 to RLVL0 bits. Set the RLVL2 to RLVL0 bits to the same value as IPL in the FLG register.
2. When the FSIT bit is set to "1" (high-speed interrupt), interrupt priority level 7 becomes the high-speed interrupt. In this case, set only one interrupt to interrupt priority level 7 and the DMA II bit to "0" (normal interrupt).
3. After reset, set the DMA II bit only once. Set the ILV11 to ILVL0 bits after setting the DMA II bit following reset. When setting the DMA II bit to "1", set the FSIT bit to "0" (normal interrupt). The DMAC II cannot be used simultaneously with the high-speed interrupt. I flag and IPL settings do not affect DMAC II transfer.
4. After reset, the DMA II bit is indeterminate. When using an interrupt, set the interrupt control register after setting the DMA II bit to "0".

Figure 13.1 RLVL Register

### 13.1.2 DMAC II Index

The DMAC II index is a data table which comprises 8 to 18 bytes (maximum 32 bytes when the multiple transfer function is selected). The DMAC II index stores parameters for transfer mode, transfer counter, source address (or immediate data), operation address as an address to be calculated, destination address, chained transfer address, and end-of-transfer interrupt address.

This DMAC II index must be located on the RAM area.

Figure 13.2 shows a configuration of the DMAC II index. Table 13.2 lists a configuration of the DMAC II index in transfer mode.




Figure 13.2 DMAC II Index

The followings are details of the DMAC II index. Set these parameters in the specified order listed in Table 13.2, according to DMAC II transfer mode.

- **Transfer mode (MOD)**

Two-byte data is required to set transfer mode. Figure 13.3 shows a configuration for transfer mode.

- **Transfer counter (COUNT)**

Two-byte data is required to set the number of transfer.

- **Transfer source address (SADR)**

Two-byte data is required to set the source memory address or immediate data.

- **Operation address (OADR)**

Two-byte data is required to set a memory address to be calculated. Set this data only when using the calculation transfer function.

- **Transfer destination address (DADR)**

Two-byte data is required to set the destination memory address.

- **Chained transfer address (CADR)**


Four-byte data is required to set the starting address of the DMAC II index for the next transfer. Set this data only when using the chained transfer function.

- **End-of-transfer interrupt address (IADR)**

Four-byte data is required to set a jump address for end-of-transfer interrupt processing. Set this data only when using the end-of-transfer interrupt.

**Table 13.2 DMAC II Index Configuration in Transfer Mode**

	Memory-to-Memory Transfer /Immediate Data Transfer				Calculation Transfer				Multiple Transfer	
Chained Transfer	Not Used	Used	Not Used	Used	Not Used	Used	Not Used	Used	Not Available	
End-of-Transfer Interrupt	Not Used	Not Used	Used	Used	Not Used	Not Used	Used	Used	Not Available	
DMAC II Index	<div>MOD</div>	<div>MOD</div>	<div>MOD</div>	<div>MOD</div>	<div>MOD</div>	<div>MOD</div>	<div>MOD</div>	<div>MOD</div>	<div>MOD</div>	
	<div>COUNT</div>	<div>COUNT</div>	<div>COUNT</div>	<div>COUNT</div>	<div>COUNT</div>	<div>COUNT</div>	<div>COUNT</div>	<div>COUNT</div>	<div>COUNT</div>	
	<div>SADR</div>	<div>SADR</div>	<div>SADR</div>	<div>SADR</div>	<div>SADR</div>	<div>SADR</div>	<div>SADR</div>	<div>SADR</div>	<div>SADR1</div>	
	<div>DADR</div>	<div>DADR</div>	<div>DADR</div>	<div>DADR</div>	<div>OADR</div>	<div>OADR</div>	<div>OADR</div>	<div>OADR</div>	<div>DADR1</div>	
	8 bytes	<div>CADR0</div>	<div>IADR0</div>	<div>CADR0</div>	10 bytes	<div>DADR</div>	<div>DADR</div>	<div>DADR</div>	<div>DADR</div>	<div>SADRi</div>
		<div>CADR1</div>	<div>IADR1</div>	<div>CADR1</div>		<div>CADR0</div>	<div>IADR0</div>	<div>CADR0</div>	<div>DADRi</div>	
		12 bytes	12 bytes	<div>IADR0</div>		<div>CADR1</div>	<div>IADR1</div>	14 bytes		
	16 bytes			14 bytes	14 bytes	18 bytes				

**Transfer Mode (MOD)<sup>(1)</sup>**

Bit Symbol	Bit Name	Function (MULT=0)	Function (MULT=1)	RW
SIZE	Transfer Unit Select Bit	0: 8 bits 1: 16 bits		RW
IMM	Transfer Data Select Bit	0: Immediate data 1: Memory	Set to "1"	RW
UPDS	Transfer Source Direction Select Bit	0: Fixed address 1: Forward address		RW
UPDD	Transfer Destination Direction Select Bit	0: Fixed address 1: Forward address		RW
OPER/CNT0 <sup>(2)</sup>	Calculation Transfer Function Select Bit	0: Not used 1: Used	b6 b5 b4 0 0 0: Do not set to this value 0 0 1: Once 0 1 0: Twice :	RW
BRST/CNT1 <sup>(2)</sup>	Burst Transfer Select Bit	0: Single transfer 1: Burst transfer	:	RW
INTE/CNT2 <sup>(2)</sup>	End-of-Transfer Interrupt Select Bit	0: Interrupt not used 1: Use interrupt	1 1 0: 6 times 1 1 1: 7 times	RW
CHAIN	Chained Transfer Select Bit	0: Chained transfer not used 1: Use chained transfer	Set to "0"	RW
(b14 - b8)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.			—
MULT	Multiple Transfer Select Bit	0: Multiple transfer not used 1: Use multiple transfer		RW

**NOTES:**

- The MOD register must be located on the RAM.
- When the MULT bit is set to "0" (no multiple transfer), bits 4 to 6 becomes the OPER, BRST, INTE bits. When the MULT bit is set to "1" (multiple transfer), bits 4 to 6 becomes the CNT0 to CNT2 bits.

**Figure 13.3 MOD**



### 13.1.3 Interrupt Control Register for the Peripheral Function

For the peripheral function interrupt activating a DMAC II request, set the ILVL2 to ILVL0 bits to "1112" (level 7).

### 13.1.4 Relocatable Vector Table for the Peripheral Function

Set the starting address of the DMAC II index in the interrupt vector for the peripheral function interrupt activating a DMAC II request.

When using the chained transfer, the relocatable vector table must be located in the RAM.

### 13.1.5 IRLT Bit in the IIOiE Register (i=0 to 11)

When the intelligent I/O interrupt or CAN interrupt is used to activate DMAC II, set the IRLT bit in the IIOiE register of the interrupt to "0".

## 13.2 DMAC II Performance

The DMAC II function is selected by setting the DMA II bit to "1" (DMAC II transfer). DMAC II request is activated by all peripheral function interrupts with the ILVL2 to ILVL0 bits set to "1112" (level 7). These peripheral function interrupt request signals become DMAC II transfer request signals and the peripheral function interrupt cannot be used.

When an interrupt request is generated by setting the ILVL2 to ILVL0 bits to "1112" (level 7), the DMAC II is activated regardless of what state the I flag and IPL is in.

## 13.3 Transfer Data

The DMAC II transfers 8-bit or 16-bit data.

- Memory-to-memory transfer : Data is transferred from a desired memory location in a 64K-byte space (Addresses 00000<sub>16</sub> to 0FFFF<sub>16</sub>) to another desired memory location in the same space.
- Immediate data transfer : Immediate data is transferred to a desired memory location in a 64K-byte space.
- Calculation transfer : Two 8-bit or 16-bit data are added together and the result is transferred to a desired memory location in a 64K-byte space.

When a 16-bit data is transferred to the destination address 0FFFF<sub>16</sub>, it is transferred to 0FFFF<sub>16</sub> and 10000<sub>16</sub>. The same transfer occurs when the source address is 0FFFF<sub>16</sub>.

### 13.3.1 Memory-to-Memory Transfer

Data transfer between any two memory locations can be:

- a transfer from a fixed address to another fixed address
- a transfer from a fixed address to a relocatable address
- a transfer from a relocatable address to a fixed address
- a transfer from a relocatable address to another relocatable address

When a relocatable address is selected, the address is incremented, after a transfer, for the next transfer. In a 8-bit transfer, the transfer address is incremented by one. In a 16-bit transfer, the transfer address is incremented by two.

When a source or destination address exceeds address 0FFFF<sub>16</sub> as a result of address incrementation, the source or destination address returns to address 00000<sub>16</sub> and continues incrementation. Maintain source and destination address at address 0FFFF<sub>16</sub> or below.

### 13.3.2 Immediate Data Transfer

Immediate data is transferred to a desired memory location. A fixed or relocatable address can be selected as the destination address. Store the immediate data into SADR. To transfer an 8-bit immediate data, write the data in the low-order byte of SADR (high-order byte is ignored).

### 13.3.3 Calculation Transfer

After two memory data, or an immediate data and memory data are added together, the calculated result is transferred to a desired memory location. One memory location address to be calculated or immediate data must be set in SADR and the other memory location address to be calculated in OADR. Fixed or relocatable address can be selected as source and destination addresses when using a memory + memory calculation transfer. If the transfer source address is relocatable, the operation address also becomes relocatable. Fixed or relocatable address can be selected as the transfer destination address when using an immediate data + memory calculation transfer.

## 13.4 Transfer Modes

In DMAC II, single and burst transfers are available. The BRST bit in MOD selects transfer method, either the single transfer or burst transfer. COUNT determines how many transfers occur. No transfer occurs when COUNT is set to "000016". All interrupts are ignored while transfer is in progress.

### 13.4.1 Single Transfer

For every transfer request factor, one transfer unit of 8-bit or 16-bit data is transferred once. When the source or destination address is relocatable, the address is incremented, after a transfer, for the next transfer.

COUNT is decremented every time a transfer occurs. When using the end-of-transfer interrupt, the interrupt is acknowledged when COUNT reaches "0".

### 13.4.2 Burst Transfer

For every transfer request factor, data is continuously transferred the number of times determined by COUNT. COUNT is decremented every time a transfer occurs. The burst transfer ends when COUNT reaches "0". The end-of-transfer interrupt is acknowledged when the burst transfer ends if using the end-of-transfer interrupt.

### 13.4.3 Multiple Transfer

The MULT bit in MOD selects the multiple transfer. When using the multiple transfer, select the memory-to-memory transfer. One transfer request factor initiates multiple transfers. The CNT2 to CNT0 bits in MOD selects the number of transfers from "0012" (once) to "1112" (7 times). Do not set the CNT2 to CNT0 bits to "0002".

The transfer source and destination addresses for each transfer must be allocated alternately to addresses following MOD and COUNT. When the multiple transfer is selected, the calculation transfer, burst transfer, end-of-transfer interrupt and chained transfer cannot be used.

### 13.4.4 Chained Transfer

The CHAIN bit in MOD selects the chained transfer.

The following process initiates the chained transfer.

- (1) Transfer, caused by a transfer request factor, occurs according to the content of the DMAC II index. The vectors of the request factor indicates where the DMAC II index is allocated. For each request, the BRST bit selects either single or burst transfer.
- (2) When COUNT reaches "0", the contents of CADR1 to CADR0 are written to the vector of the request factor. When the INTE bit in the MOD is set to "1," the end-of-transfer interrupt is generated simultaneously.
- (3) When the next DMAC II transfer request is generated, transfer occurs according to the contents of the DMAC II index indicated by the vector rewritten in (2).

Figure 13.4 shows the relocatable vector and DMACII index of when the chained transfer is in progress. When performing the chained transfer, the relocatable vector table must be located in the RAM.




Figure 13.4 Relocatable Vector and DMAC II Index

### 13.4.5 End-of-Transfer Interrupt

The INTE bit in MOD selects the end-of-transfer interrupt. Set the starting address of the end-of-transfer interrupt routine in the IADR1 to IADR0 bits. The end-of-transfer interrupt is generated when COUNT reaches "0."

### 13.5 Execution Time

DMAC II execution cycle is calculated by the following equations:

Multiple transfer:  $t = 21 + (11 + b + c) \times k$  cycles

Other than multiple transfers:  $t = 6 + (26 + a + b + c + d) \times m + (4 + e) \times n$  cycles

a: If IMM = 0 (source of transfer is immediate data), a = 0;

if IMM = 1 (source of transfer is memory),  $a = -1$

b: If UPDS = 1 (source transfer address is a relocatable address), b = 0;

if UPDS = 0 (source transfer address is a fixed address), b = 1

c: If UPDD = 1 (destination transfer address is a relocatable address), c = 0;

if UPDD = 0 (destination transfer address is a fixed address),  $c = 1$

d: If OPER = 0 (calculation function is not selected), d = 0;

if OPER = 1 (calculation function is selected) and UPDS = 0 (source of transfer is immediate data or fixed address memory), d = 7;

if OPER = 1 (calculation function is selected) and UPDS = 1 (source of transfer is relocatable address memory),  $d = 8$

e: If CHAIN = 0 (chained transfer is not selected), e = 0; if CHAIN = 1 (chained transfer is selected), e = 4


m: BRST = 0 (single transfer), m = 1; BRST = 1 (burst transfer), m = the value set in COUNT

n: If COUNT = 1, n = 0; if COUNT = 2 or more, n = 1

k: Number of transfers set in the CNT2 to CNT0 bits

The equations above are approximations. The number of cycles may change with CPU state, bus wait state, and DMAC II index allocation.

The first instruction from the end-of-transfer interrupt routine is executed in the 8th cycle after the DMAC II transfer is completed.




### Figure 13.5 Transfer Cycle

When an interrupt request which acts as a DMAC II transfer request factor and another interrupt request with higher priority (e.g., NMI or watchdog timer) are generated simultaneously, the interrupt with higher priority takes precedence over the DMAC II transfer. The pending DMAC II transfer starts after the interrupt processing sequence has been completed.

## 14. Timers

The microcomputer has eleven 16-bit timers. Five timers A and six timers B have different functions. Each timer operates independently. The count source for each timer is the clock for timer operations including counting and reloading, etc. Figures 14.1 and 14.2 show block diagrams of timer A and timer B configuration.



**Figure 14.1 Timer A Configuration**




Figure 14.2 Timer B Configuration


## 14.1 Timer A

Figure 14.3 shows a block diagram of the timer A. Figures 14.4 to 14.7 show registers associated with the timer A.

The timer A supports the following four modes. Except in event counter mode, all timers A0 to A4 have the same function. The TMOD1 to TMOD0 bits in the TAIMR register (i=0 to 4) determine which mode is used.

- **Timer mode:** The timer counts an internal count source.
- **Event counter mode:** The timer counts an external pulse or an overflow and underflow of other timers.
- **One-shot timer mode:** The timer outputs one valid pulse until the counter reaches "000016".
- **Pulse width modulation mode:** The timer continuously outputs desired pulse widths.

Table 14.1 lists TAIOUT pin settings when used as an output. Table 14.2 lists TAIIN and TAIOUT pin settings when used as an input.



### Figure 14.3 Timer A Block Diagram

### Timer Ai Register (i=0 to 4)<sup>(1)</sup>

b15	b8	b7	b0	Symbol	Address	After Reset
				TA0 to TA2	0347 <sub>16</sub> -0346 <sub>16</sub> , 0349 <sub>16</sub> -0348 <sub>16</sub> , 034B <sub>16</sub> -034A <sub>16</sub>	Indeterminate
				TA3, TA4	034D <sub>16</sub> -034C <sub>16</sub> , 034F <sub>16</sub> -034E <sub>16</sub>	Indeterminate
<div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div>						

$f_j$  :  $f_1, f_8, f_{2n}, f_{C32}$

#### NOTES:

1. Use 16-bit data for reading and writing.
2. The TAI register counts how many pulses are input externally or how many times another timer overflows and underflows.
3. Use the MOV instruction to set the TAI register.
4. When the TAI register is set to "0000<sub>16</sub>", the counter does not start and the timer Ai interrupt request is not generated.
5. When the TAI register is set to "0000<sub>16</sub>", the pulse width modulator does not operate and the TAI<sub>OUT</sub> pin is held "L". The TAI interrupt request is also not generated. The same situation occurs in 8-bit pulse width modulator mode if the 8 high-order bits in the TAI register are set to "00<sub>16</sub>".

**Figure 14.4 TA0 to TA4 Registers**






Figure 14.5 TA0MR to TA4MR Registers and TABSR Register




Figure 14.6 UDF Register and ONSF Register


### Trigger Select Register

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
								TRGSR	0343 <sub>16</sub>	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								TA1TGL	Timer A1 Event/Trigger Select Bit	b0 b1 0 0 : Selects an input to the TA1 <sub>IN</sub> pin 0 1 : Selects the TB2 overflows <sup>(1)</sup> 1 0 : Selects the TA0 overflows <sup>(1)</sup> 1 1 : Selects the TA2 overflows <sup>(1)</sup>	RW
								TA1TGH			RW
								TA2TGL	Timer A2 Event/Trigger Select Bit	b3 b2 0 0 : Selects an input to the TA2 <sub>IN</sub> pin 0 1 : Selects the TB2 overflows <sup>(1)</sup> 1 0 : Selects the TA1 overflows <sup>(1)</sup> 1 1 : Selects the TA3 overflows <sup>(1)</sup>	RW
								TA2TGH			RW
								TA3TGL	Timer A3 Event/Trigger Select Bit	b5 b4 0 0 : Selects an input to the TA3 <sub>IN</sub> pin 0 1 : Selects the TB2 overflows <sup>(1)</sup> 1 0 : Selects the TA2 overflows <sup>(1)</sup> 1 1 : Selects the TA4 overflows <sup>(1)</sup>	RW
								TA3TGH			RW
								TA4TGL	Timer A4 Event/Trigger Select Bit	b7 b6 0 0 : Selects an input to the TA4 <sub>IN</sub> pin 0 1 : Selects the TB2 overflows <sup>(1)</sup> 1 0 : Selects the TA3 overflows <sup>(1)</sup> 1 1 : Selects the TA0 overflows <sup>(1)</sup>	RW
								TA4TGH			RW

#### NOTES:

1. Overflow or underflow.

### Count Source Prescaler Register

								Symbol TCSPR	Address 035F <sub>16</sub>	After Reset 0XXX 0000 <sub>2</sub>
Bit Symbol	Bit Name	Function		RW						
CNT0	Divide Ratio Select Bit	If setting value is $n$ , $f_{2n}$ is the main clock, PLL clock or on-chip oscillator clock divided by $2n$ . Not divided if $n=0$ .  (Note 1)	RW							
CNT1			RW							
CNT2			RW							
CNT3			RW							
_____ (b6 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—							
CST	Operation Enable Bit	0 : Stops divider 1 : Starts divider	RW							

#### NOTES:

1. Set the CST bit to "0" before the CNT3 to CNT0 bits are rewritten.

Figure 14.7 TRGSR Register and TCSPR Register

**Table 14.1 Pin Settings for Output from TAIOUT Pin (i=0 to 4)**

Pin	Setting		
	PS1, PS2 Registers	PSL1, PSL2 Registers	PSC Register
P70/TA0OUT <sup>(1)</sup>	PS1_0= 1	PSL1_0=1	PSC_0= 0
P72/TA1OUT	PS1_2= 1	PSL1_2=1	PSC_2= 0
P74/TA2OUT	PS1_4= 1	PSL1_4=0	PSC_4= 0
P76/TA3OUT	PS1_6= 1	PSL1_6=1	PSC_6= 0
P80/TA4OUT	PS2_0= 1	PSL2_0=0	—

**NOTES:**

1. P70/TA0OUT is a port for the N-channel open drain output.

**Table 14.2 Pin Settings for Input to TAIIN and TAIOUT Pins (i=0 to 4)**

Pin	Setting	
	PS1, PS2 Registers	PD7, PD8 Registers
P70/TA0OUT	PS1_0=0	PD7_0=0
P71/TA0IN	PS1_1=0	PD7_1=0
P72/TA1OUT	PS1_2=0	PD7_2=0
P73/TA1IN	PS1_3=0	PD7_3=0
P74/TA2OUT	PS1_4=0	PD7_4=0
P75/TA2IN	PS1_5=0	PD7_5=0
P76/TA3OUT	PS1_6=0	PD7_6=0
P77/TA3IN	PS1_7=0	PD7_7=0
P80/TA4OUT	PS2_0=0	PD8_0=0
P81/TA4IN	PS2_1=0	PD8_1=0

### 14.1.1 Timer Mode


In timer mode, the timer counts an internally generated count source (see Table 14.3). Figure 14.8 shows the TAI<sub>MR</sub> register (i=0 to 4) in timer mode.

**Table 14.3 Specifications in Timer Mode**

Item	Specification
Count Source	f <sub>1</sub> , f <sub>8</sub> , f <sub>2n</sub> <sup>(1)</sup> , f <sub>C32</sub>
Count Operation	<ul style="list-style-type: none"> <li>The timer decrements the counter</li> </ul> <p>When the timer underflows, the content of the reload register is reloaded into the count register and counting resumes.</p>
Divide Ratio	1/(n+1)    n: setting value of the TAI register (i=0 to 4)    0000 <sub>16</sub> to FFFF <sub>16</sub>
Count Start Condition	The TAI <sub>S</sub> bit in the TABSR register is set to "1" (starts counting)
Count Stop Condition	The TAI <sub>S</sub> bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer underflows
TAI <sub>IN</sub> Pin Function	Programmable I/O port or gate input
TAI <sub>OUT</sub> Pin Function	Programmable I/O port or pulse output
Read from Timer	The TAI register indicates value of the counter
Write to Timer	<ul style="list-style-type: none"> <li>When the counter stops or before the first count source after counter start, the value written to the TAI register is also written to both reload register and counter</li> <li>While counting, the value written to the TAI register is written to the reload register (It is transferred to the counter at the next reload timing)</li> </ul>
Selectable Function	<ul style="list-style-type: none"> <li>Gate function Input signal to the TAI<sub>IN</sub> pin determines whether the timer starts or stops counting</li> <li>Pulse output function The polarity of the TAI<sub>OUT</sub> pin is inversed whenever the timer underflows</li> </ul>

**NOTES:**

- The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2<sup>n</sup> (n=1 to 15).

**Figure 14.8 TA0MR to TA4MR Registers**



### 14.1.2 Event Counter Mode

In event counter mode, the timer counts how many external signals are applied or how many times another timer overflows and underflows. The timers A2, A3 and A4 can count externally generated two-phase signals. Table 14.4 lists specifications in event counter mode (when not handling a two-phase pulse signal). Table 14.5 lists specifications in event counter mode (when handling a two-phase pulse signal with the timer A2, A3 and A4). Figure 14.9 shows the TAI<sub>MR</sub> (i=0 to 4) register in event counter mode.

**Table 14.4 Specifications in Event Counter Mode (when not processing two-phase pulse signal)**

Item	Specification
Count Source	<ul style="list-style-type: none"> <li>External signal applied to the TAI<sub>IN</sub> pin (i = 0 to 4) (valid edge can be selected by program)</li> <li>The timer B2 overflows or underflows, timer A<sub>j</sub> overflows or underflows (j=i-1, except j=4 if i=0) and timer A<sub>k</sub> overflows or underflows (k=i+1, except k=0 if i=4)</li> </ul>
Count Operation	<ul style="list-style-type: none"> <li>External signal and program can determine whether the timer increments or decrements the counter</li> <li>When the timer underflows or overflows, the content of the reload register is reloaded into the count register and counting resumes. When the free-running count function is selected, the timer continues counting without reloading.</li> </ul>
Divide Ratio	<ul style="list-style-type: none"> <li><math>1/(FFFF_{16} - n + 1)</math> for counter increment</li> <li><math>1/(n + 1)</math> for counter decrement    n : setting value of the TAI register 0000<sub>16</sub> to FFFF<sub>16</sub></li> </ul>
Count Start Condition	The TAI <sub>S</sub> bit in the TABSR register is set to "1" (starts counting)
Count Stop Condition	The TAI <sub>S</sub> bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer overflows or underflows
TAI <sub>IN</sub> Pin Function	Programmable I/O port or count source input
TAI <sub>OUT</sub> Pin Function	Programmable I/O port, pulse output or input selecting a counter increment or decrement
Read from Timer	The TAI register indicates counter value
Write to Timer	<ul style="list-style-type: none"> <li>When the counter stops or before the first count source after counter start, the value written to the TAI register is also written to both reload register and counter</li> <li>While counting, the value written to the TAI register is written to the reload register (It is transferred to the counter at the next reload timing)</li> </ul>
Selectable Function	<ul style="list-style-type: none"> <li>Free-running count function Content of the reload register is not reloaded even if the timer overflows or underflows</li> <li>Pulse output function The polarity of the TAI<sub>OUT</sub> pin is inversed whenever the timer overflows or underflows</li> </ul>

**Table 14.5 Specifications in Event Counter Mode (when processing two-phase pulse signal on timer A2, A3 and A4)**

Item	Specification
Count Source	Two-phase pulse signal applied to the TAIIN pin, or TAIIN and TAIOUT pin (i = 2 to 4)
Count Operation	<ul style="list-style-type: none"> <li>Two-phase pulse signal determines whether the timer increments or decrements the counter</li> <li>When the timer overflows or underflows, the content of the reload register is reloaded into the count register and counting resumes. With the free-running count function, the timer continues counting without reloading.</li> </ul>
Divide Ratio	<ul style="list-style-type: none"> <li><math>1 / (FFFF_{16} - n + 1)</math> for counter increment</li> <li><math>1 / (n + 1)</math> for counter decrement    n : setting value of the TAI register    <math>0000_{16}</math> to <math>FFFF_{16}</math></li> </ul>
Count Start Condition	The TAI <sub>S</sub> bit in the TABSR register is set to "1" (starts counting)
Count Stop Condition	The TAI <sub>S</sub> bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer overflows or underflows
TAIIN Pin Function	Two-phase pulse signal is applied
TAIOUT Pin Function	Two-phase pulse signal is applied
Read from Timer	The TAI register indicates counter value
Write to Timer	<ul style="list-style-type: none"> <li>When the counter stops or before the first count source after counter start, the value written to the TAI register is also written to both reload register and counter</li> <li>While counting, the value written to the TAI register is written to the reload register (It is transferred to the counter at the next reload timing)</li> </ul>
Selectable Function <sup>(1)</sup>	<ul style="list-style-type: none"> <li>Normal processing operation (the timer A2 and timer A3) While a high-level signal ("H") is applied to the TAJOUT pin (j = 2 or 3), the timer increments the counter on the rising edge of the TAJIN pin or decrements the counter on the falling edge.   </li> <li>Multiply-by-4 processing operation (the timer A3 and timer A4) While a high-level signal ("H") is applied to the TAKOUT pin (k = 3 or 4) with the rising edge of the TAKIN pin, the timer increments the counter on the rising and falling edges of the TAKOUT and TAKIN pins. While "H" is applied to the TAKOUT pin with the falling edge of the TAKIN pin, the timer decrements the counter on the rising and falling edges of the TAKOUT and TAKIN pins.   </li> </ul>

**NOTES:**

- Only timer A3 operation can be selected. The timer A2 is for the normal processing operation. The timer A4 is for the multiply-by-4 operation.



### Timer Ai Mode Register (i=0 to 4) (Event Counter Mode)

b7b6b5b4b3b2b1b0								Symbol	Address	After Reset			
		0			X	0	1	TA0MR to TA4MR	035616, 035716, 035816, 035916, 035A16	0000 0X0016			
								Bit Symbol	Bit Name	Function (When not using two-phase pulse signal processing)	Function (When using two-phase pulse signal processing)	RW	
								TMOD0	Operation Mode Select Bit	b1 b0 0 1 : Event counter mode(1)		RW	
								TMOD1				RW	
								(b2)	Nothing is assigned. When write, set to "0".				RW
								MR1	Count Polarity Select Bit(2)	0 : Counts falling edges of an external signal 1 : Counts rising edges of an external signal	Set to "0"	RW	
								MR2	Increment/Decrement Switching Cause Select Bit	0 : Setting of the UDF register 1 : Input signal to TAIOUT pin(3)	Set to "1"	RW	
								MR3	Set to "0" in event counter mode				RW
								TCK0	Count Operation Type Select Bit	0 : Reloading 1 : Free running		RW	
								TCK1	Two-Phase Pulse Signal Processing Operation Select Bit(4,5)	Set to "0"		0 : Normal processing operation 1 : Multiplied-by-4 processing operation	RW

#### NOTES:

1. The TAI<sub>TGH</sub> to TAI<sub>TGL</sub> bits in the ONSF or TRGSR register determine the count source in the event counter mode.
2. The MR1 bit is enabled only when counting how many times external signals are applied.
3. The timer decrements the counter when "L" is applied to the TAI<sub>OUT</sub> pin and the timer increments the counter when "H" is applied to the TAI<sub>OUT</sub> pin.
4. The TCK1 bit is enabled only in the TA3MR register.
5. For two-phase pulse signal processing, set the TAJ<sub>P</sub> bit in the UDF register (j=2 to 4) to "1" (two-phase pulse signal processing function enabled) and the TAI<sub>TGH</sub> and TAI<sub>TGL</sub> bits to "002" (input to the TAJ<sub>IN</sub> pin).

**Figure 14.9 TA0MR to TA4MR Registers**

### 14.1.2.1 Counter Reset by Two-Phase Pulse Signal Processing

The timer counter is reset to "0" by a Z-phase input when processing a two-phase pulse signal.


This function can be used in timer A3 event counter mode, two-phase pulse signal processing, free-run type or multiply-by-4 processing. The Z-phase signal is applied to the  $\overline{\text{INT2}}$  pin.

When the TAZIE bit in the ONSF register is set to "1" (Z-phase input enabled), the counter can be reset by a Z-phase input. To reset the counter by a Z-phase input, set the TA3 register to "000016" beforehand.


Z-phase input is enabled when the edge of the signal applied to the  $\overline{\text{INT2}}$  pin is detected. The POL bit in the INT2IC register can determine edge polarity. The Z-phase must have a pulse width of one timer A3 count source cycle or more. Figure 14.10 shows two-phase pulses (A-phase and B-phase) and the Z-phase.

Z-phase input resets the counter in the next count source following Z-phase input. Figure 14.11 shows the counter reset timing.

The timer A3 interrupt request is generated twice when a timer A3 overflow or an underflow, and a counter reset by  $\overline{\text{INT2}}$  input occur at the same time. Do not use the timer A3 interrupt request when this function is used.



**Figure 14.10 Two-phase Pulse (A-phase and B-phase) and Z-phase**



**Figure 14.11 Counter Reset Timing**

### 14.1.3 One-shot Timer Mode


In one-shot timer mode, the timer operates only once for each trigger (see **Table 14.6**). Once a trigger occurs, the timer starts and continues operating for a desired period. Figure 14.12 shows the TAI<sub>MR</sub> register (i=0 to 4) in one-shot timer mode.

**Table 14.6 Specifications in One-shot Timer Mode**

Item	Specification
Count Source	f <sub>1</sub> , f <sub>8</sub> , f <sub>2n</sub> <sup>(1)</sup> , f <sub>C32</sub>
Count Operation	<p>The timer decrements the counter</p> <ul style="list-style-type: none"> <li>When the counter reaches "0000<sub>16</sub>", the timer stops counting after reloading.</li> <li>If a trigger occurs while counting, content of the reload register is reloaded into the count register and counting resumes.</li> </ul>
Divide Ratio	1/n    n : setting value of the TAI register (i=0 to 4) 0000 <sub>16</sub> to FFFF <sub>16</sub> , but the counter does not run if n=0000 <sub>16</sub>
Count Start Condition	<p>The TAI<sub>S</sub> bit in the TABSR register is set to "1" (starts counting) and following triggers occur:</p> <ul style="list-style-type: none"> <li>External trigger is input</li> <li>The timer overflows and underflows</li> <li>The TAI<sub>OS</sub> bit in the ONSF register is set to "1" (timer starts)</li> </ul>
Count Stop Condition	<ul style="list-style-type: none"> <li>After the counter has reached "0000<sub>16</sub>" and is reloaded</li> <li>When the TAI<sub>S</sub> bit is set to "0" (timer stops)</li> </ul>
Interrupt Request Generation Timing	The counter reaches "0000 <sub>16</sub> "
TAI <sub>IN</sub> Pin Function	Programmable I/O port or trigger input
TAI <sub>OUT</sub> Pin Function	Programmable I/O port or pulse output
Read from Timer	The value in the TAI register is indeterminate when read
Write to Timer	<ul style="list-style-type: none"> <li>When the counter stops or before the first count source after counter star, the value written to the TAI register is also written to both reload register and counter</li> <li>While counting, the value written to the TAI register is written to the reload register (It is transferred to the counter at the next reload timing)</li> </ul>

**NOTES:**

- The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

**Figure 14.12 TA0MR to TA4MR Registers**

#### 14.1.4 Pulse Width Modulation Mode


In pulse width modulation mode, the timer outputs pulse of desired width continuously (see **Table 14.7**). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 14.13 shows the TAI<sub>MR</sub> register (i=0 to 4) in pulse width modulation mode. Figures 14.14 and 14.15 show examples of how a 16-bit pulse width modulator operates and of how an 8-bit pulse width modulator operates.

### Table 14.7 Specifications in Pulse Width Modulation Mode

Item	Specification
Count Source	f <sub>1</sub> , f <sub>8</sub> , f <sub>2n(1)</sub> , f <sub>C32</sub>
Count Operation	The timer decrements the counter (The counter functions as an 8-bit or a 16-bit pulse width modulator) <ul style="list-style-type: none"> <li>• The timer reloads on the rising edge of PWM pulse and continues counting.</li> <li>• The timer is not affected by the trigger that is generated during counting.</li> </ul>
16-Bit PWM	<ul style="list-style-type: none"> <li>• "H" width = n / f<sub>j</sub>                  n : setting value of the TAI register    0000<sub>16</sub> to FFFE<sub>16</sub>               f<sub>j</sub> : Count source frequency</li> <li>• Cycle = (2<sup>16</sup>-1) / f<sub>j</sub> fixed</li> </ul>
8-Bit PWM	<ul style="list-style-type: none"> <li>• "H" width = n x (m+1) / f<sub>j</sub>               n : setting value of high-order bit address of the TAI register    00<sub>16</sub> to FE<sub>16</sub></li> <li>• Cycles = (2<sup>8</sup>-1) x (m+1) / f<sub>j</sub>               m : setting value of low-order bit address of the TAI register    00<sub>16</sub> to FF<sub>16</sub></li> </ul>
Count Start Condition	<ul style="list-style-type: none"> <li>• External trigger is input</li> <li>• The timer overflows and underflows</li> <li>• The TAI<sub>S</sub> bit in the TABSR register is set to "1" (start counting)</li> </ul>
Count Stop Condition	The TAI <sub>S</sub> bit is set to "0" (stop counting)
Interrupt Request Generation Timing	On the falling edge of the PWM pulse
TAI <sub>I</sub> N Pin Function	Programmable I/O port or trigger input
TAI <sub>O</sub> UT Pin Function	Pulse output
Read from Timer	The value in the TAI register is indeterminate when read
Write to Timer	<ul style="list-style-type: none"> <li>• When the counter stops or before the first count source after counter start, the value written to the TAI register is also written to both reload register and counter</li> <li>• While counting, the value written to the TAI register is written to the reload register (It is transferred to the counter at the next reload timing)</li> </ul>

NOTES:

1. The CNT3 to CNT0 bits in the TCSPR register select no division ( $n=0$ ) or divide-by- $2^n$  ( $n=1$  to 15).

**Figure 14.13 TA0MR to TA4MR Registers**




Figure 14.14 16-bit Pulse Width Modulator Operation





Figure 14.15 8-bit Pulse Width Modulator Operation

## 14.2 Timer B

Figure 14.16 shows a block diagram of the timer B. Figures 14.17 to 14.19 show registers associated with the timer B. The timer B supports the following three modes. The TMOD1 to TMOD0 bits in the TBMIR register (i=0 to 5) determine which mode is used.

- Timer mode : The timer counts an internal count source.
- Event counter mode : The timer counts pulses from an external source or overflow and underflow of another timer.
- Pulse period/pulse width measurement mode : The timer measures pulse period or pulse width of an external signal.

Table 14.18 lists TBIIN pin settings.



**Figure 14.16 Timer B Block Diagram**




Figure 14.17 TB0 to TB5 Registers



### Timer Bi Mode Register (i=0 to 5)

Bit	Symbol	Address	After Reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Bit Symbol	Bit Name	Function	RW
TMOD0	Operation Mode Select Bit	b1b0 0 0 : Timer mode 0 1 : Event counter mode 1 0 : Pulse period measurement mode, pulse width measurement mode 1 1 : Do not set to this value	RW
TMOD1			RW
MR0		Function varies depending on operation mode <sup>(1, 2)</sup>	RW
MR1			RW
MR2			RW
MR3			RW
TCK0	Count Source Select Bit	Function varies depending on operation mode	RW
TCK1			RW

#### NOTES:

- Only MR2 bits in the TB0MR and TB3MR registers are enabled.
- Nothing is assigned in the MR2 bit in the TB1MR, TB2MR, TB4MR and TB5MR registers. When write, set to "0". When read, its content is indeterminate.


### Count Start Flag

Bit	Symbol	Address	After Reset
b7			
b6			
b5			
b4			
b3			
b2			
b1			
b0			

Bit Symbol	Bit Name	Function	RW
TA0S	Timer A0 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TA1S	Timer A1 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TA2S	Timer A2 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TA3S	Timer A3 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TA4S	Timer A4 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TB0S	Timer B0 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TB1S	Timer B1 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TB2S	Timer B2 Count Start Flag	0 : Stops counting 1 : Starts counting	RW

Figure 14.18 TB0MR to TB5MR Registers, TABSR Register

**Figure 14.19 TBSR Register****Table 14.8 Settings for the TBiIN Pins (i=0 to 5)**

Port Name	Function	Setting	
		PS1, PS3 <sup>(1)</sup> Registers	PD7, PD9 <sup>(1)</sup> Registers
P90	TB0IN	PS3_0=0	PD9_0=0
P91	TB1IN	PS3_1=0	PD9_1=0
P92	TB2IN	PS3_2=0	PD9_2=0
P93	TB3IN	PS3_3=0	PD9_3=0
P94	TB4IN	PS3_4=0	PD9_4=0
P71	TB5IN	PS1_1=0	PD7_1=0

**NOTES:**

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

### 14.2.1 Timer Mode


In timer mode, the timer counts an internally generated count source (see Table 14.9). Figure 14.20 shows the TBiMR register (i=0 to 5) in timer mode.

**Table 14.9 Specifications in Timer Mode**

Item	Specification
Count Source	f1, f8, f2n <sup>(1)</sup> , fc32
Count Operation	The timer decrements the counter <ul style="list-style-type: none"> <li>When the timer underflows, the content of the reload register is reloaded into the count register and counting resumes</li> </ul>
Divide Ratio	1/(n+1)    n: setting value of the TBi register (i=0 to 5)    0000 <sub>16</sub> to FFFF <sub>16</sub>
Count Start Condition	The TBiS bits in the TABSR or TBSR registers are set to "1" (starts counting)
Count Stop Condition	The TBiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer underflows
TBiIn Pin Function	Programmable I/O port
Read from Timer	The TBi register indicates counter value
Write to Timer	<ul style="list-style-type: none"> <li>When the counter stops or before the first count source after counter start, the value written to the TBi register is also written to both reload register and counter</li> <li>While counting, the value written to the TBi register is written to the reload register (It is transferred to the counter at the next reload timing)</li> </ul>

**NOTES:**

- The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).



**Figure 14.20 TB0MR to TB5MR Registers**

### 14.2.2 Event Counter Mode

In event counter mode, the timer counts how many external signals are applied or how many times another timer overflows and underflows. (See Table 14.10) Figure 14.21 shows the TBiMR register (i=0 to 5) in event counter mode.

**Table 14.10 Specifications in Event Counter Mode**

Item	Specification
Count Source	<ul style="list-style-type: none"> <li>External signal applied to the TBiIN pin (i = 0 to 5) (valid edge can be selected by program)</li> <li>TBj overflows or underflows (j=i-1, except j=2 when i=0, j=5 when i=3)</li> </ul>
Count Operation	<ul style="list-style-type: none"> <li>The timer decrements the counter</li> </ul> <p>When the timer underflows, the content of the reload register is reloaded into the count register to continue counting</p>
Divide Ratio	$1/(n+1)$ n : setting value of the TBi register    0000 <sub>16</sub> to FFFF <sub>16</sub>
Count Start Condition	The TBiS bit in the TABSR or TBSR register is set to "1" (starts counting)
Count Stop Condition	The TBiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer underflows
TBiIN Pin Function	Programmable I/O port or count source input
Read from Timer	The TBi register indicates the value of the counter
Write to Timer	<ul style="list-style-type: none"> <li>When the counter stops or before the first count source after counter start, the value written to the TBi register is also written to both reload register and counter</li> <li>While counting, the value written to the TBi register is written to the reload register (It is transferred to the counter at the next reload timing)</li> </ul>

### Timer Bi Mode Register (i=0 to 5) (Event Counter Mode)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After reset	
		0				0	1	TB0MR to TB5MR	035B <sub>16</sub> , 035C <sub>16</sub> , 035D <sub>16</sub> , 031B <sub>16</sub> , 031C <sub>16</sub> , 031D <sub>16</sub>	00XX 0000 <sub>2</sub>	
								Bit Symbol	Bit Name	Function	RW
								TMOD0	Operation Mode Select Bit	b1 b0 0 1 : Event counter mode	RW
								TMOD1			RW
								MR0	Count Polarity Select Bit <sup>(1)</sup>	b3 b2 0 0 : Counts falling edges of external signal 0 1 : Counts rising edges of external signal 1 0 : Counts falling and rising edges of external signal 1 1 : Do not set to this value	RW
								MR1			RW
								MR2	TB0MR and TB3MR registers: Set to "0" in event counter mode		RW
								MR2	TB1MR, TB2MR, TB4MR and TB5MR registers: Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
								MR3	Disabled in event counter mode. When write, set to "0". When read, its content is indeterminate.		—
								TCK0	Disabled in event counter mode. Can be set to "0" or "1".		RW
								TCK1	Count Source Select Bit	0 : Input signal from the TBiIN pin 1 : TBj overflows or underflows <sup>(2)</sup>	RW

#### NOTES:

1. The MR0 and MR1 bits are enabled when the TCK1 bit is set to "0" (input signal from the TBiIN pin).  
The MR1 bit can be set to either "0" or "1", when the TCK1 bit is set to "1" (timer overflow or underflow).
2. j=i - 1, except j=2 when i=0 and j=5 when i=3.

**Figure 14.21 TB0MR to TB5MR Registers**

### 14.2.3 Pulse Period/Pulse Width Measurement Mode

In pulse period/pulse width measurement mode, the timer measures pulse period or pulse width of an external signal. (See Table 14.11) Figure 14.22 shows the TBiMR register ( $i=0$  to 5) in pulse period/pulse width measurement mode. Figure 14.23 shows an example of an operation timing when measuring a pulse period. Figure 14.24 shows an example of the pulse width measurement.

**Table 14.11 Specifications in Pulse Period/Pulse Width Measurement Mode**

Item	Specification
Count Source	f1, f8, f2n <sup>(3)</sup> , fC32
Count Operation	<ul style="list-style-type: none"> <li>The timer increments the counter</li> </ul> Counter value is transferred to the reload register on the valid edge of a pulse to be measured. It is set to "0000 <sub>16</sub> " and the timer continues counting
Count Start Condition	The TBiS bit ( $i=0$ to 5) in the TABSR or TBSR register is set to "1" (starts counting)
Count Stop Condition	The TBiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	<ul style="list-style-type: none"> <li>On the valid edge of a pulse to be measured<sup>(1)</sup></li> <li>The timer overflows</li> </ul> The MR3 bit in the TBiMR register is set to "1" (overflow) simultaneously. When the TBiS bit is set to "1" (start counting) and the next count source is counted after setting the MR3 bit to "1" (overflow), the MR3 bit can be set to "0" (no overflow) by writing to the TBiMR register.
TBiIN Pin Function	Input for a pulse to be measured
Read from Timer	The TBi register indicates reload register values (measurement results) <sup>(2)</sup>
Write to Timer	Value written to the TBi register can be written to neither reload register nor counter

**NOTES:**

1. No interrupt request is generated when the pulse to be measured is on the first valid edge after the timer has started counting.
2. The TBi register is in an indeterminate state until the pulse to be measured is on the second valid edge after the timer has started counting.
3. The CNT3 to CNT0 bits in the TCSPR register select no division ( $n=0$ ) or divide-by-2 $n$  ( $n=1$  to 15).

### Timer Bi Mode Register (i=0 to 5) (Pulse Period / Pulse Width Measurement Mode)

<div style="display: flex; justify-content: space-around; align-items: center;"><div style="border: 1px solid black; padding: 2px;"><div style="display: flex; justify-content: space-between; font-size: 0.8em;"><span>b7</span><span>b6</span><span>b5</span><span>b4</span><span>b3</span><span>b2</span><span>b1</span><span>b0</span></div><div style="display: flex; justify-content: space-between; height: 1.2em;"><span style="border: 1px solid black; width: 15px; height: 15px;"></span><span style="border: 1px solid black; width: 15px; height: 15px;"></span><span style="border: 1px solid black; width: 15px; height: 15px;"></span><span style="border: 1px solid black; width: 15px; height: 15px;"></span><span style="border: 1px solid black; width: 15px; height: 15px;"></span><span style="border: 1px solid black; width: 15px; height: 15px;"></span><span style="border: 1px solid black; width: 15px; height: 15px;"></span><span style="border: 1px solid black; width: 15px; height: 15px;"></span></div></div></div>								Symbol	Address	After reset
								TB0MR to TB5MR	035B <sub>16</sub> , 035C <sub>16</sub> , 035D <sub>16</sub> , 031B <sub>16</sub> , 031C <sub>16</sub> , 031D <sub>16</sub>	00XX 0000 <sub>2</sub>
<div style="display: flex; flex-direction: column; align-items: center;"><div style="margin-bottom: 10px;">b7</div><div style="margin-bottom: 10px;">b6</div><div style="margin-bottom: 10px;">b5</div><div style="margin-bottom: 10px;">b4</div><div style="margin-bottom: 10px;">b3</div><div style="margin-bottom: 10px;">b2</div><div style="margin-bottom: 10px;">b1</div><div>b0</div></div>	Bit Symbol	Bit Name	Function	RW						
	TMOD0	Operation Mode Select Bit	b1 b0 1 0 : Pulse period measurement mode, pulse width measurement mode	RW						
	TMOD1			RW						
	MR0	Measurement Mode Select Bit	b3 b2 0 0 : Pulse period measurement 1 0 1 : Pulse period measurement 2 1 0 : Pulse width measurement 1 1 : Do not set to this value(Note 1)	RW						
	MR1			RW						
	MR2	TB0MR, TB3MR registers: Set to "0" in pulse period/pulse width measurement mode TB1MR, TB2MR TB4MR, TB5MR registers: Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		RW						
	MR3	Timer Bi Overflow Flag <sup>(2)</sup>	0 : No overflow 1 : Overflow	RO						
	TCK0	Count Source Select Bit	b7 b6 0 0 : f <sub>1</sub> 0 1 : f <sub>8</sub> 1 0 : f <sub>2n</sub> <sup>(3)</sup> 1 1 : f <sub>C32</sub>	RW						
	TCK1			RW						

#### NOTES:

- The MR1 to MR0 bits selects the following measurements.  
 Pulse period measurement 1 (MR1 to MR0 bits = 00<sub>2</sub>) :  
 Measures between the falling edge and the next falling edge of a pulse to be measured  
 Pulse period measurement 2 (MR1 to MR0 bits = 01<sub>2</sub>) :  
 Measures between the rising edge and the next rising edge of a pulse to be measured  
 Pulse width measurement (MR1 to MR0 bits = 10<sub>2</sub>) :  
 Measures between a falling edge and the next rising edge of a pulse to be measured and  
 between the rising edge and the next falling edge of a pulse to be measured
- The MR3 bit is indeterminate when reset.  
 When the timer overflows, the MR3 bit is set to "1" (overflow) simultaneously. When the TBiS bit is set to "1" (start counting) and the next count source is counted after the MR3 bit is set to "1", the MR3 bit is set to "0" (no overflow) by writing again.  
 The MR3 bit cannot be set to "1" by program.
- The CNT3 to CNT0 bits in the TCSPP register select no division (n=0) or divide-by-2n (n=1 to 15).

**Figure 14.22 TB0MR to TB5MR Registers**




Figure 14.23 Pulse Period 1 Measurement




Figure 14.24 Pulse Width Measurement



## 15. Three-Phase Motor Control Timer Functions

Three-phase motor driving waveform can be output by using the timers A1, A2, A4 and B2. Table 15.1 lists specifications of the three-phase motor control timer functions. Table 15.2 lists pin settings. Figure 15.1 shows a block diagram. Figures 15.2 to 15.7 show registers associated with the three-phase control timer functions.

**Table 15.1 Three-Phase Motor Control Timer Functions Specification**

Item	Specification
Three-Phase Waveform Output Pin	Six pins (U, $\bar{U}$ , V, $\bar{V}$ , W, $\bar{W}$ )
Forced Cutoff <sup>(1)</sup>	Apply a low-level signal ("L") to the $\overline{\text{NMI}}$ pin
Timers to be Used	Timer A4, A1, A2 (used in one-shot timer mode) Timer A4: U- and $\bar{U}$ -phase waveform control Timer A1: V- and $\bar{V}$ -phase waveform control Timer A2: W- and $\bar{W}$ -phase waveform control Timer B2 (used in timer mode) Carrier wave cycle control Dead time timer (three 8-bit timers share reload register) Dead time control
Output Waveform	Triangular wave modulation, Sawtooth wave modification Can output a high-level waveform or a low-level waveform for one cycle Can set positive-phase level and negative-phase level separately
Carrier Wave Cycle	Triangular wave modulation: $\text{count source} \times (m+1) \times 2$ Sawtooth wave modulation: $\text{count source} \times (m+1)$ m: setting value of the TB2 register, 0000 <sub>16</sub> to FFFF <sub>16</sub> Count source: f <sub>1</sub> , f <sub>8</sub> , f <sub>2n</sub> <sup>(2)</sup> , f <sub>c32</sub>
Three-Phase PWM Output Width	Triangular wave modulation: $\text{count source} \times n \times 2$ Sawtooth wave modulation: $\text{count source} \times n$ n: setting value of the TA4, TA1 and TA2 register (of the TA4, TA41, TA1, TA11, TA2 and TA21 registers when setting the INV11 bit to "1"), 0001 <sub>16</sub> to FFFF <sub>16</sub> Count source: f <sub>1</sub> , f <sub>8</sub> , f <sub>2n</sub> <sup>(2)</sup> , f <sub>c32</sub>
Dead Time	Count source $\times p$ , or no dead time p: setting value of the DTT register, 01 <sub>16</sub> to FF <sub>16</sub> Count source: f <sub>1</sub> , or f <sub>1</sub> divided by 2
Active Level	Selected from a high level ("H") or low level ("L")
Positive and Negative-Phase Concurrent Active Disable Function	Positive and negative-phases concurrent active disable function Positive and negative-phases concurrent active detect function
Interrupt Frequency	For the timer B2 interrupt, one carrier wave cycle-to-cycle basis through 15 time- carrier wave cycle-to-cycle basis can be selected

### NOTES:

1. Forced cutoff by the signal applied to the  $\overline{\text{NMI}}$  pin is available when the INV02 bit is set to "1" (three-phase motor control timer functions) and the INV03 bit is set to "1" (three-phase motor control timer output enabled).
2. The CNT3 to CNT0 bits in the TCSPPR register select no division (n=0) or divide-by-2n (n=1 to 15).

**Table 15.2 Pin Settings**

Pin	Setting		
	PS1, PS2 Registers <sup>(1)</sup>	PSL1, PSL2 Registers	PSC Register
P72/V	PS1_2 =1	PSL1_2 =0	PSC_2 =1
P73/ $\bar{V}$	PS1_3 =1	PSL1_3 =1	PSC_3 =0
P74/W	PS1_4 =1	PSL1_4 =1	PSC_4 =0
P75/ $\bar{W}$	PS1_5 =1	PSL1_5 =0	—
P80/U	PS2_0 =1	PSL2_0 =1	—
P81/ $\bar{U}$	PS2_1 =1	PSL2_1 =0	—

**NOTES:**

1. Set the PS1\_2 to PS1\_5 and PS2\_0 to PS2\_1 bits in the PS1 and PS2 registers to "1" after the INV02 bit is set to "1".



Three-Phase PWM Control Register 0<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
								INVC0	0308 <sub>16</sub>	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								INV00	Interrupt Enable Output Polarity Select Bit <sup>(3)</sup>	0: The ICTB2 counter is incremented by one on the rising edge of the timer A1 reload control signal 1: The ICTB2 counter is incremented by one on the falling edge of the timer A1 reload control signal	RW
								INV01	Interrupt Enable Output Specification Bit <sup>(2, 3)</sup>	0: ICTB2 counter is incremented by one when timer B2 underflows 1: Selected by the INV00 bit	RW
								INV02	Mode Select Bit <sup>(4, 5, 6)</sup>	0: No three-phase control timer functions 1: Three-phase control timer function	RW
								INV03	Output Control Bit <sup>(6, 7)</sup>	0: Disables three-phase control timer output 1: Enables three-phase control timer output	RW
								INV04	Positive and Negative-Phases Concurrent Active Disable Function Enable Bit	0: Enables concurrent active output 1: Disables concurrent active output	RW
								INV05	Positive and Negative-Phases Concurrent Active Output Detect Flag <sup>(8)</sup>	0: Not detected 1: Detected	RW
								INV06	Modulation Mode Select <sup>(9, 10)</sup>	0: Triangular wave modulation mode 1: Sawtooth wave modulation mode	RW
								INV07	Software Trigger Select	Transfer trigger is generated when the INV07 bit is set to "1". Trigger to the dead time timer is also generated when setting the INV06 bit to "1". Its value is "0" when read.	RW

## NOTES:

- Set the INVC0 register after the PRC1 bit in the PRCR register is set to "1" (write enable). Rewrite the INV00 to INV02 and INV06 bits when the timers A1, A2, A4 and B2 stop.
- Set the INV01 bit to "1" after setting the ICTB2 register.
- The INV00 and INV01 bits are enabled only when the INV11 bit is set to "1" (three-phase mode 1). The ICTB2 counter is incremented by one every time the timer B2 underflows, regardless of INV00 and INV01 bit settings, when the INV11 bit is set to "0" (three-phase mode 0).  
When setting the INV01 bit to "1", set the timer A1 count start flag before the first timer B2 underflow.  
When the INV00 bit is set to "1", the first interrupt is generated when the timer B2 underflows  $n-1$  times, if  $n$  is the value set in the ICTB2 counter. Subsequent interrupts are generated every  $n$  times the timer B2 underflows.
- Set the INV02 bit to "1" to operate the dead time timer, U-, V- and W-phase output control circuits and ICTB2 counter.
- Set pins after the INV02 bit is set to "1". See Table 15.2 for pin settings.
- When the INV02 bit is set to "1" (three-phase control timer functions) and the INV03 bit to "0" (three-phase control timer output disabled), U,  $\bar{U}$ , V,  $\bar{V}$ , W and  $\bar{W}$  pins, including pins shared with other output functions, enter a high-impedance state.
- The INV03 bit is set to "0" when the followings occurs :
  - Reset
  - A concurrent active state occurs while INV04 bit is set to "1"
  - The INV03 bit is set to "0" by program
  - A signal applied to the  $\overline{\text{NMI}}$  pin changes "H" to "L"
- The INV05 bit can not be set to "1" by program. Set the INV04 bit to "0", as well, when setting the INV05 bit to "0".
- The following table describes how the INV06 bit works.

Item	INV06 = 0	INV06 = 1
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode
Timing to Transfer from the IDB0 and IDB1 Registers to Three-Phase Output Shift Register	Transferred once by generating a transfer trigger after setting the IDB0 and IDB1 registers	Transferred every time a transfer trigger is generated
Timing to Trigger the Dead Time Timer when the INV16 Bit=0	On the falling edge of a one-shot pulse of the timer A1, A2 or A4	By a transfer trigger, or the falling edge of a one-shot pulse of the timer A1, A2 or A4
INV13 Bit	Enabled when the INV11 bit=1 and the INV06 bit=0	Disabled

Transfer trigger : Timer B2 underflows and write to the INV07 bit, or write to the TB2 register when INV10 = 1

10. When the INV06 bit is set to "1", set the INV11 bit to "0" (three-phase mode 0) and the PWCON bit in the TB2SC register to "0" (reload timer B2 with timer B2 underflow).

Figure 15.2 INVC0 Register

Three-Phase PWM Control Register 1<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
								INVC1	0309 <sub>16</sub>	00 <sub>16</sub>

Bit Symbol	Bit Name	Function	RW
INV10	Timer A1, A2 and A4 Start Trigger Select Bit	0: Timer B2 underflow 1: Timer B2 underflow and write to the timer B2	RW
INV11	Timer A1-1, A2-1, A4-1 Control Bit <sup>(2, 3)</sup>	0: Three-phase mode 0 1: Three-phase mode 1	RW
INV12	Dead Time Timer Count Source Select Bit	0 : f <sub>1</sub> 1 : f <sub>1</sub> divided-by-2	RW
INV13	Carrier Wave Detect Flag <sup>(4)</sup>	0: Timer A1 reload control signal is "0" 1: Timer A1 reload control signal is "1"	RO
INV14	Output Polarity Control Bit	0 : Active "L" of an output waveform 1 : Active "H" of an output waveform	RW
INV15	Dead Time Disable Bit	0: Enables dead time 1: Disables dead time	RW
INV16	Dead Time Timer Trigger Select Bit	0: Falling edge of a one-shot pulse of the timer A1, A2, A4 <sup>(5)</sup> 1: Rising edge of the three-phase output shift register (U-, V-, W-phase)	RW
— (b7)	Reserved Bit	Set to "0"	RW

## NOTES:


1. Rewrite the INVC1 register after the PRC1 bit in the PRCR register is set to "1" (write enable).  
The timers A1, A2, A4, and B2 must be stopped during rewrite.
2. The following table lists how the INV11 bit works.

Item	INV11 = 0	INV11 = 1
Mode	Three-phase mode 0	Three-phase mode 1
TA11, TA21 and TA41 Registers	Not used	Used
INV00 and INV01 Bits in the INVC0 Register	Disabled. The ICTB2 counter is incremented whenever the timer B2 underflows	Enabled
INV13 Bit	Disabled	Enabled when INV11=1 and INV06=0

3. When the INV06 bit is set to "1" (sawtooth wave modulation mode), set the INV11 bit to "0" (three-phase mode 0). Also, when the INV11 bit is set to "0", set the PWCON bit in the TB2SC register to "0" (timer B2 is reloaded when the timer B2 underflows).
4. The INV13 bit is enabled only when the INV06 bit is set to "0" (Triangular wave modulation mode) and the INV11 bit to "1" (three-phase mode 1).
5. If the following conditions are all met, set the INV16 bit to "1" (rising edge of the three-phase output shift register).
  - The INV15 bit is set to "0" (dead time timer enabled)
  - The Dij bit (i=U, V or W, j=0, 1) and DiBj bit always have different values when the INV03 bit is set to "1". (The positive-phase and negative-phase always output opposite level signals.)
 If above conditions are not met, set the INV16 bit to "0" (falling edge of a one-shot pulse of the timer A1, A2, A4).

Figure 15.3 INVC1 Register

### Three-Phase Output Buffer Register i<sup>(1)</sup> (i=0, 1)



Symbol  
IDB0, IDB1

Address  
030A<sub>16</sub>, 030B<sub>16</sub>


After Reset  
XX11 1111<sub>2</sub>

Bit Symbol	Bit Name	Function	RW
DUi	U-Phase Output Buffer i	Write output level 0: Active level 1: Inactive level	RW
DUBi	$\bar{U}$ -Phase Output Buffer i		RW
DVi	V-Phase Output Buffer i		RW
DVBi	$\bar{V}$ -Phase Output Buffer i	When read, the value of the three-phase shift register is read.	RW
DWi	W-Phase Output Buffer i		RW
DWBi	$\bar{W}$ -Phase Output Buffer i		RW
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is "0."		RO

#### NOTES:

- Values of the IDB0 and IDB1 registers are transferred to the three-phase output shift register by a transfer trigger.
- After the transfer trigger occurs, the values written in the IDB0 register determine each phase output signal first. Then the value written in the IDB1 register on the falling edge of timers A1, A2 and A4 one-shot pulse determines each phase output signal.

### Dead Time Timer<sup>(1, 2)</sup>



Symbol  
DTT

Address  
030C<sub>16</sub>

After Reset  
Indeterminate

Function	Setting Range	RW
If setting value is <i>n</i> , the timer stops when counting <i>n</i> times a count source selected by the INV12 bit after start trigger occurs. Positive or negative phase, which changes from inactive level to active level, shifts when the dead time timer stops.	1 to 255	WO

#### NOTES:

- Use the MOV instruction to set the DTT register.
- The DTT register is enabled when the INV15 bit in the INVC1 register is set to "0" (dead time enabled). No dead time can be set when the INV15 bit is set to "1" (dead time disabled). The INV06 bit in the INVC0 register determines start trigger of the DTT register.

**Figure 15.4 IDB0, IDB1 and DTT Registers**

### Timer B2 Interrupt Generation Frequency Set Counter<sup>(1, 2, 3)</sup>

<div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div> <div><div>b7</div><div>b6</div><div>b5</div><div>b4</div><div>b3</div><div>b2</div><div>b1</div><div>b0</div></div>	Symbol ICTB2	Address 030D <sub>16</sub>	After Reset Indeterminate								
	<table><thead><tr><th>Function</th><th>Setting Range</th><th>RW</th></tr></thead><tbody><tr><td>When the INV01 bit is set to "0" (the ICTB2 counter increments whenever the timer B2 underflows) and the setting value is <math>n</math>, the timer B2 interrupt is generated every <math>n</math>th time timer B2 underflow occurs. When the INV01 bit is set to "1" (the INV00 bit selects count timing of the ICTB2 counter) and setting value is <math>n</math>, the timer B2 interrupt is generated every <math>n</math>th time timer B2 underflow meeting the condition selected in the INV00 bit occurs .</td><td>1 to 15</td><td>WO</td></tr><tr><td colspan="2">Nothing is assigned. When write, set to "0".</td><td>—</td></tr></tbody></table>		Function	Setting Range	RW	When the INV01 bit is set to "0" (the ICTB2 counter increments whenever the timer B2 underflows) and the setting value is $n$ , the timer B2 interrupt is generated every $n$ th time timer B2 underflow occurs. When the INV01 bit is set to "1" (the INV00 bit selects count timing of the ICTB2 counter) and setting value is $n$ , the timer B2 interrupt is generated every $n$ th time timer B2 underflow meeting the condition selected in the INV00 bit occurs .	1 to 15	WO	Nothing is assigned. When write, set to "0".		—
Function	Setting Range	RW									
When the INV01 bit is set to "0" (the ICTB2 counter increments whenever the timer B2 underflows) and the setting value is $n$ , the timer B2 interrupt is generated every $n$ th time timer B2 underflow occurs. When the INV01 bit is set to "1" (the INV00 bit selects count timing of the ICTB2 counter) and setting value is $n$ , the timer B2 interrupt is generated every $n$ th time timer B2 underflow meeting the condition selected in the INV00 bit occurs .	1 to 15	WO									
Nothing is assigned. When write, set to "0".		—									

#### NOTES:

1. Use the MOV instruction to set the ICTB2 register.
2. If the INV01 bit in the INVC0 register is set to "1", set the ICTB2 register when the TB2S bit is set to "0" (timer B2 counter stopped).  
If the INV01 bit is set to "0" and the TB2S bit to "1" (timer B2 counter start), do not set the ICTB2 register when the timer B2 underflows.
3. If the INV00 bit is set to "1", the first interrupt is generated when the timer B2 underflows  $n-1$  times,  $n$  being the value set in the ICTB2 counter. Subsequent interrupts are generated every  $n$  times the timer B2 underflows.

### Timer Ai, Ai-1 Register ( $i=1, 2, 4$ )<sup>(1, 2, 3, 4, 5, 6, 7)</sup>

<div><div>b15b8b7b0</div><div></div></div>	Symbol	Address	After Reset
	TA1, TA2, TA4	0349 <sub>16</sub> - 0348 <sub>16</sub> , 034B <sub>16</sub> - 034A <sub>16</sub> , 034F <sub>16</sub> - 034E <sub>16</sub>	Indeterminate
	TA11, TA21, TA41	0303 <sub>16</sub> - 0302 <sub>16</sub> , 0305 <sub>16</sub> - 0304 <sub>16</sub> , 0307 <sub>16</sub> - 0306 <sub>16</sub>	Indeterminate
	Function		Setting Range
	If setting value is $n$ , the timer stops when the $n$ th count source is counted after a start trigger is generated. Positive phase changes to negative phase, and vice versa, when the timers A1, A2 and A4 stop.		0000 <sub>16</sub> to FFFF <sub>16</sub>
			RW

#### NOTES:

1. Use a 16-bit data for read and write.
2. If the TAI or TAI1 register is set to "0000<sub>16</sub>", no counters start and no timer Ai interrupt is generated.
3. Use the MOV instruction to set the TAI and TAI1 registers.
4. When the INV15 bit in the INVC1 register is set to "0" (dead timer enabled), phase switches from an inactive level to an active level when the dead time timer stops.
5. When the INV11 bit is set to "0" (three-phase mode 0), the value of the TAI register is transferred to the reload register by a timer Ai start trigger.  
When the INV11 bit is set to "1" (three-phase mode 1), the value of the TAI1 register is first transferred to the reload register by a timer Ai start trigger. Then, the value of the TAI register is transferred by the next trigger. The values of the TAI1 and TAI registers are transferred alternately to the reload register with every timer Ai start trigger.
6. Do not write to these registers when the timer B2 underflows.
7. Follow the procedure below to set the TAI1 register.
  - (1) Write value to the TAI1 register.
  - (2) Wait one timer Ai count source cycle.
  - (3) Write the same value as (1) to the TAI1 register.


### Timer B2 Special Mode Register

<div><div><div>b7</div><div>b6</div><div>b5</div><div>b4</div><div>b3</div><div>b2</div><div>b1</div><div>b0</div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div><div></div><div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div>
---

#### NOTES:

1. When setting the INV11 bit to "0" (three-phase mode 0) or the INV06 bit to "1" (sawtooth wave modulation mode), set the PWCON bit to "0" (timer B2 underflow).

**Figure 15.5 ICTB2 Register, TA1, TA2, TA4, TA11, TA21 and TA41 Registers and TB2SC Register**

Timer B2 Register<sup>(1)</sup>

Symbol  
TB2

Address  
0355<sub>16</sub> - 0354<sub>16</sub>


After Reset  
Indeterminate

Function	Setting Range	RW
If setting value is $n$ , count source is divided by $n+1$ . The timers A1, A2 and A4 start every time an underflow occurs.	0000 <sub>16</sub> to FFFF <sub>16</sub>	RW

## NOTES:

1. Use a 16-bit data for read and write.

## Trigger Select Register



Symbol  
TRGSR

Address  
0343<sub>16</sub>


After Reset  
00<sub>16</sub>

Bit Symbol	Bit Name	Function	RW
TA1TGL	Timer A1 Event/Trigger Select Bit	Set to "012" (TB2 underflow) before using a V-phase output control circuit	RW
TA1TGH			RW
TA2TGL	Timer A2 Event/Trigger Select Bit	Set to "012" (TB2 underflow) before using a W-phase output control circuit	RW
TA2TGH			RW
TA3TGL	Timer A3 Event/Trigger Select Bit	b5 b4 0 0 : Selects an input to the TA3 <sub>IN</sub> pin 0 1 : Selects TB2 overflow <sup>(1)</sup> 1 0 : Selects TA2 overflow <sup>(1)</sup> 1 1 : Selects TA4 overflow <sup>(1)</sup>	RW
TA3TGH			RW
TA4TGL	Timer A4 Event/Trigger Select Bit	Set to "012" (TB2 underflow) before using a U-phase output control circuit	RW
TA4TGH			RW

## NOTES:

1. Overflow or underflow

## Count Start Flag



Symbol  
TABSR

Address  
0340<sub>16</sub>

After Reset  
00<sub>16</sub>

Bit Symbol	Bit Name	Function	RW
TA0S	Timer A0 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TA1S	Timer A1 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TA2S	Timer A2 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TA3S	Timer A3 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TA4S	Timer A4 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TB0S	Timer B0 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TB1S	Timer B1 Count Start Flag	0 : Stops counting 1 : Starts counting	RW
TB2S	Timer B2 Count Start Flag	0 : Stops counting 1 : Starts counting	RW

Figure 15.6 TB2, TRGSR and TABSR Registers



## Timer Ai Mode Register (i=1, 2, 4)

b7	b6	b5	b4	b3	b2	b1	b0
		0	1		1	0	

Symbol

TA1MR, TA2MR, TA4MR

Address

035716, 035816, 035A16

After Reset

0000 0X002

Bit Symbol	Bit Name	Function	RW
TMOD0	Operation Mode Select Bit	Set to "102" (one-shot timer mode) with the three-phase motor control timer function	RW
TMOD1			
(b2)	Nothing is assigned. When write, set to "0".		—
MR1	External Trigger Select Bit	Set to "0" with the three-phase motor control timer function	RW
MR2	Trigger Select Bit	Set to "1"(selected by the TRGSR register) with the three-phase motor control timer function	RW
MR3	Set to "0" with the three-phase motor control timer function		RW
TCK0	Count Source Select Bit	b7b6 0 0 : f1 0 1 : f8 1 0 : f2n <sup>(1)</sup> 1 1 : fC32	RW
TCK1			RW

## NOTES:

- The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

## Timer B2 Mode Register

b7	b6	b5	b4	b3	b2	b1	b0
			0			0	0

Symbol

TB2MR

Address

035D16

After Reset

00XX 00002

Bit Symbol	Bit Name	Function	RW
TMOD0	Operation Mode Select Bit	Set to "002" (timer mode) when using the three-phase motor control timer function	RW
TMOD1			
MR0	Disabled when using the three-phase motor control timer function. When write, set to "0". When read, its content is indeterminate.		—
MR1			
MR2	Set to "0" when using three-phase motor control timer function	RW	
MR3	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.	RW	
TCK0	Count Source Select Bit	b7b6 0 0 : f1 0 1 : f8 1 0 : f2n <sup>(1)</sup> 1 1 : fc32	RW
TCK1			RW

## NOTES:

- The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 15.7 TA1MR, TA2MR, TA4MR Registers and TB2MR Register

The three-phase control timer function is available by setting the INV02 bit in the INVC0 register to "1". The timer B2 is used for carrier wave control and timers A4, A1, A2 for three-phase PWM output (U,  $\bar{U}$ , V,  $\bar{V}$ , W,  $\bar{W}$ ) control. An exclusive dead time timer controls dead time. Figure 15.8 shows an example of the triangular modulation waveform. Figure 15.9 shows an example of the sawtooth modulation waveform.





Figure 15.8 Triangular Wave Modulation Operation



### Figure 15.9 Sawtooth Wave Modulation Operation

## 16. Serial I/O

Serial I/O consists of five channels (UART0 to UART4).

Each UART<sub>i</sub> (i=0 to 4) has an exclusive timer to generate the transfer clock and operates independently.

Figure 16.1 shows a UART<sub>i</sub> block diagram.

UART<sub>i</sub> supports the following modes :

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode)
- Special mode 1 (I<sup>2</sup>C mode)
- Special mode 2
- Special mode 3 (Clock-divided synchronous function, GCI mode)
- Special mode 4 (Bus conflict detect function, IE mode)
- Special mode 5 (SIM mode)

Figures 16.2 to 16.9 show registers associated with UART<sub>i</sub>.

Refer to the tables listing each mode for register and pin settings.





Figure 16.1 UARTi Block Diagram

UARTi Transmit Buffer Register (i=0 to 4)<sup>(1)</sup>


Symbol	Address	After Reset
U0TB to U2TB	036B <sub>16</sub> -036A <sub>16</sub> , 02EB <sub>16</sub> -02EA <sub>16</sub> , 033B <sub>16</sub> -033A <sub>16</sub>	Indeterminate
U3TB, U4TB	032B <sub>16</sub> -032A <sub>16</sub> , 02FB <sub>16</sub> -02FA <sub>16</sub>	Indeterminate

Bit Symbol	Function	RW
(b7 - b0)	Transmit data (D7 to D0)	WO
(b8)	Transmit data (D8)	WO
(b15 - b9)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.	—

## NOTES:

1. Use the MOV instruction to set the UiTB register.

## UARTi Receive Buffer Register (i=0 to 4)



Symbol	Address	After Reset
U0RB to U2RB	036F <sub>16</sub> - 036E <sub>16</sub> , 02EF <sub>16</sub> - 02EE <sub>16</sub> , 033F <sub>16</sub> - 033E <sub>16</sub>	Indeterminate
U3RB, U4RB	032F <sub>16</sub> - 032E <sub>16</sub> , 02FF <sub>16</sub> - 02FE <sub>16</sub>	Indeterminate

Bit Symbol	Bit Name	Function	RW
(b7 - b0)	—	Received data (D7 to D0)	RO
(b8)	—	Received data (D8)	RO
(b10 - b9)	—	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.	—
ABT	Arbitration Lost Detect Flag <sup>(1)</sup>	0: Not detected (win) 1: Detected (lose)	RW
OER	Overrun Error Flag <sup>(2)</sup>	0: No overrun error occurs 1: Overrun error occurs	RO
FER	Framing Error Flag <sup>(2, 3)</sup>	0: No framing error occurs 1: Framing error occurs	RO
PER	Parity Error Flag <sup>(2, 3)</sup>	0: No parity error occurs 1: Parity error occurs	RO
SUM	Error Sum Flag <sup>(2, 3)</sup>	0: No error occurs 1: Error occurs	RO

## NOTES:

1. The ABT bit can be set to "0" only.
2. When the SMD2 to SMD0 bits in the UiMR register is set to "0002" (serial I/O disable) or the RE bit in the UiC1 register is set to "0" (receive disable), the OER, FER, PER and SUM bits are set to "0" (no error occurs).  
When all OER, FER and PER bits are set to "0" (no error), the SUM bit is set to "0" (no error).  
Also, the FER and PER bits are set to "0" by reading low-order bits in the UiRB register.
3. These error flags are disabled when the SMD2 to SMD0 bits in the UiMR register are set to "0012" (clock synchronous serial I/O mode, special mode 2, or special mode 3) or to "0102" (I<sup>2</sup>C mode).  
When read, the contents are indeterminate.

Figure 16.2 U0TB to U4TB Registers and U0RB to U4RB Registers

### UARTi Baud Rate Register (i=0 to 4)<sup>(1, 2)</sup>

<div style="display: flex; justify-content: space-between;"> <span>b7</span> <span>b0</span> </div> <div style="border: 1px solid black; height: 20px; width: 100%;"></div>	Symbol U0BRG to U4BRG	Address 0369 <sub>16</sub> , 02E9 <sub>16</sub> , 0339 <sub>16</sub> , 0329 <sub>16</sub> , 02F9 <sub>16</sub>	After Reset Indeterminate
<div style="border: 1px solid black; width: 100%; height: 100%; position: relative;"> <div style="position: absolute; top: 50%; left: 50%; transform: translate(-50%, -50%);">             b7 b0           </div> </div>	Function  If the setting value is $m$ , the UiBRG register divides a count source by $m+1$	Setting Range  00 <sub>16</sub> to FF <sub>16</sub>	RW
			WO


#### NOTES:

1. Use the MOV instruction to set the UiBRG register.
2. Set the UiBRG register data transmit and receive is stopped.

### UARTi Transmit/Receive Mode Register (i=0 to 4)

<div><div>b7b6b5b4b3b2b1b0</div><div></div></div>								Symbol	Address	After Reset	
								U0MR to U4MR	0368 <sub>16</sub> , 02E8 <sub>16</sub> , 0338 <sub>16</sub> , 0328 <sub>16</sub> , 02F8 <sub>16</sub>	00 <sub>16</sub>	
<div><div>b7b6b5b4b3b2b1b0</div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div>								Bit Symbol	Bit Name	Function	RW
								SMD0	Serial I/O Mode Select Bit	b2 b1 b0 0 0 0: Serial I/O disabled 0 0 1: Clock synchronous serial I/O mode 0 1 0: I <sup>2</sup> C mode 1 0 0: UART mode, 7-bit transfer data 1 0 1: UART mode, 8-bit transfer data 1 1 0: UART mode, 9-bit transfer data Do not set value other than the above	RW
								SMD1		RW	
								SMD2		RW	
								CKDIR	Internal/External Clock Select Bit	0 : Internal clock 1 : External clock	RW
								STPS	Stop Bit Length Select Bit	0 : 1 stop bit 1 : 2 stop bits	RW
								PRY	Odd/Even Parity Select Bit	Enables when PRYE = 1 0 : Odd parity 1 : Even parity	RW
								PRYE	Parity Enable Bit	0 : Disables a parity 1 : Enables a parity	RW
								IOPOL	TxD,RxD Input/Output Polarity Switch Bit	0: Not inversed 1: Inverse	RW

Figure 16.3 U0BRG to U4BRG Registers and U0MR to U4MR Registers

**Figure 16.4 U0C0 to U4C0 Registers**






Figure 16.5 U0C1 to U4C1 Registers and U0SMR to U4SMR Registers

## UARTi Special Mode Register 2 (i=0 to 4)

								Symbol	Address	After Reset
b7	b6	b5	b4	b3	b2	b1	b0	U0SMR2 to U4SMR2	0366 <sub>16</sub> , 02E6 <sub>16</sub> , 0336 <sub>16</sub> , 0326 <sub>16</sub> , 02F6 <sub>16</sub>	00 <sub>16</sub>

## NOTES:

1. Refer to 16.3 Special mode 1 (I<sup>2</sup>C Mode).
2. The external clock synchronous function can be selected by combining the SU1HIM bit and the SCLKDIV bit in the UiSMR register.

SCLKDIV bit in the UiSMR Register	SU1HIM bit in the UiSMR2 Register	External Clock Synchronous Function Selection
0	0	No synchronization
0	1	Same division as the external clock
1	0 or 1	External clock divided by 2

Figure 16.6 U0SMR2 to U4SMR2 Registers


## UARTi Special Mode Register 3 (i=0 to 4)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
								U0SMR3 to U4SMR3	0365 <sub>16</sub> , 02E5 <sub>16</sub> , 0335 <sub>16</sub> , 0325 <sub>16</sub> , 02F5 <sub>16</sub>	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								SSE	$\overline{SS}$ Pin Function Enable Bit <sup>(1)</sup>	0: Disables $\overline{SS}$ pin function 1: Enables $\overline{SS}$ pin function	RW
								CKPH	Clock-Phase Set Bit	0: No clock delay 1: Clock delay	RW
								DINC	Serial Input Port Set Bit	0: Selects the TxDi and RxDi pins (master mode) 1: Selects the STxDi and SRxDi pins (slave mode)	RW
								NODC	Clock Output Select Bit	0: CMOS output 1: N-channel open drain output	RW
								ERR	Fault Error Flag <sup>(2)</sup>	0: No error 1: Error	RW
								DL0	SDAi Digital Delay Time Set Bit <sup>(3, 4)</sup>	b7 b6 b5 000 : No delay 001 : 1-to-2 cycles of BRG count source 010 : 2-to-3 cycles of BRG count source 011 : 3-to-4 cycles of BRG count source 100 : 4-to-5 cycles of BRG count source 101 : 5-to-6 cycles of BRG count source 110 : 6-to-7 cycles of BRG count source 111 : 7-to-8 cycles of BRG count source	RW
								DL1			RW
								DL2			RW

## NOTES:

1. Set the  $\overline{SS}$  pin after the CRD bit in the UiC0 register is set to "1" ( $\overline{CTS}/\overline{RTS}$  function disabled).
2. The ERR bit is set to "0" by program. It is unchanged if set to "1".
3. Digital delay is generated from a SDAi output by the DL2 to DL0 bits in I<sup>2</sup>C mode. Set these bits to "000<sub>2</sub>" (no delay) except in the I<sup>2</sup>C mode.
4. When the external clock is selected, approximately 100ns delay is added.

Figure 16.7 U0SMR3 to U4SMR3 Registers



## External Interrupt Request Cause Select Register

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
								IFSR	031F <sub>16</sub>	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								IFSR0	INT0 Interrupt Polarity Select Bit <sup>(1)</sup>	0 : One edge 1 : Both edges	RW
								IFSR1	INT1 Interrupt Polarity Select Bit <sup>(1)</sup>	0 : One edge 1 : Both edges	RW
								IFSR2	INT2 Interrupt Polarity Select Bit <sup>(1)</sup>	0 : One edge 1 : Both edges	RW
								IFSR3	INT3 Interrupt Polarity Select Bit <sup>(1)</sup>	0 : One edge 1 : Both edges	RW
								IFSR4	INT4 Interrupt Polarity Select Bit <sup>(1)</sup>	0 : One edge 1 : Both edges	RW
								IFSR5	INT5 Interrupt Polarity Select Bit <sup>(1)</sup>	0 : One edge 1 : Both edges	RW
								IFSR6	UART0, 3 Interrupt Cause Select Bit	0 : UART3 bus conflict, start condition detect, stop condition detect, fault error detect 1 : UART0 bus conflict, start condition detect, stop condition detect, fault error detect	RW
								IFSR7	UART1, 4 Interrupt Cause Select Bit	0 : UART4 bus conflict, start condition detect, stop condition detect, fault error detect 1 : UART1 bus conflict, start condition detect, stop condition detect, fault error detect	RW

### NOTES:

- When level sense is selected, set this bit to "0".  
When both edges are selected, set the POL bit in the INTiC register (i = 0 to 5) to "0" (falling edge).

Figure 16.9 IFSR Register

## 16.1 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, data is transmitted and received with the transfer clock. Table 16.1 lists specifications of clock synchronous serial I/O mode. Table 16.2 lists registers to be used and settings. Tables 16.3 to 16.5 list pin settings. When UARTi (i=0 to 4) operation mode is selected, the TxDi pin outputs an "H" signal before transfer starts (the TxDi pin is in a high-impedance state when the N-channel open drain output is selected). Figure 16.10 shows transmit and receive timings in clock synchronous serial I/O mode.

**Table 16.1 Clock Synchronous Serial I/O Mode Specifications**

Item	Specification
Transfer Data Format	• Transfer data : 8 bits long
Transfer Clock	<ul style="list-style-type: none"> <li>• The CKDIR bit in the UiMR register (i=0 to 4) is set to "0" (internal clock selected):  <math display="block">\frac{f_j}{2^{(m+1)}} \quad f_j=f_1, f_8, f_{2n^{(1)}} \quad m : \text{setting value of the UiBRG register } 00_{16} \text{ to } FF_{16}.</math> </li> <li>• The CKDIR bit is set to "1" (external clock selected) : an input from the CLKi pin</li> </ul>
Transmit/Receive Control	• Selected from the CTS function, RTS function or CTS/RTS function disabled
Transmit Start Condition	<ul style="list-style-type: none"> <li>• To start transmitting, the following requirements must be met<sup>(2)</sup>: <ul style="list-style-type: none"> <li>- Set the TE bit in the UiC1 register to "1" (transmit enable)</li> <li>- Set the TI bit in the UiC1 register to "0" (data in the UiTB register)</li> <li>- Apply an "L" signal to the CTSi pin when the CTS function is selected</li> </ul> </li> </ul>
Receive Start Condition	<ul style="list-style-type: none"> <li>• To start receiving, the following requirements must be met<sup>(2)</sup>: <ul style="list-style-type: none"> <li>- Set the RE bit in the UiC1 register to "1" (receive enable)</li> <li>- Set the TE bit to "1" (transmit enable)</li> <li>- Set the TI bit to "0" (data in the UiTB register)</li> </ul> </li> </ul>
Interrupt Request Generation Timing	<ul style="list-style-type: none"> <li>• Transmit interrupt timing can be selected from the followings: <ul style="list-style-type: none"> <li>- The UiIRS bit in the UiC1 register is set to "0" (no data in the transmit buffer) : when data is transferred from the UiTB register to the UARTi transmit register (transfer started)</li> <li>- The UiIRS bit is set to "1" (transmission completed) : when a data transfer from the UARTi transmit register is completed</li> </ul> </li> <li>• Receive interrupt timing When data is transferred from the UARTi receive register to the UiRB register (reception completed)</li> </ul>
Error Detect	<ul style="list-style-type: none"> <li>• Overrun error<sup>(3)</sup> This error occurs when the seventh bit of the next received data is read before reading the UiRB register</li> </ul>
Selectable Function	<ul style="list-style-type: none"> <li>• CLK polarity Transferred data is output and input on either the rising edge or falling edge of the transfer clock</li> <li>• LSB first/MSB first Data is transmitted/received in either bit 0 or in bit 7</li> <li>• Continuous receive mode Data can be received simultaneously by reading the UiRB register</li> <li>• Serial data logic inverse This function inverses transmitted/received data logically</li> </ul>

**NOTES:**

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).
2. To start transmission/reception when selecting the external clock, these conditions must be met after the CKPOL bit in the UiC0 register is set to "0" (data is transmitted on the falling edge of the transfer clock and data is received on the rising edge) and the CLKi pin is held high ("H"), or when the CKPOL bit is set to "1" (Data is transmitted on the rising edge of the transfer clock and data is received on the falling edge) and the CLKi pin is held low ("L").
3. If an overrun error occurs, the UiRB register is indeterminate. The IR bit in the SiRIC register does not change to "1" (interrupt requested).

**Table 16.2 Registers to be Used and Setting Value in Clock Synchronous Serial I/O Mode**

Register	Bit	Function
UiTB	0 to 7	Set transmit data
UiRB	0 to 7	Received data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set bit rate
UiMR	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
	IOPOL	Set to "0"
UiC0	CLK1 to CLK0	Select count source for the UiBRG register
	CRS	Select CTS or RTS when using either
	TXEPT	Transmit register empty flag
	CRD	Enables or disables the CTS or RTS function
	NCH	Select output format of the TxDi pin
	CKPOL	Select transmit clock polarity
	UFORM	Select either LSB first or MSB first
UiC1	TE	Set to "1" to enable data transmission and reception
	TI	Transmit buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Select how the UARTi transmit interrupt is generated
	UiRRM	Set to "1" when using continuous receive mode
	UiLCH	Set to "1" when using data logic inverse
	SCLKSTPB	Set to "0"
UiSMR	0 to 7	Set to "0016"
UiSMR2	0 to 7	Set to "0016"
UiSMR3	0 to 2	Set to "0002"
	NODC	Select clock output format
	4 to 7	Set to "00002"
UiSMR4	0 to 7	Set to "0016"

i=0 to 4

**Table 16.3 Pin Settings in Clock Synchronous Serial I/O Mode (1)**

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P60	CTS0 input	PS0_0=0	-	PD6_0=0
	RTS0 output	PS0_0=1	-	-
P61	CLK0 input	PS0_1=0	-	PD6_1=0
	CLK0 output	PS0_1=1	-	-
P62	RxD0 input	PS0_2=0	-	PD6_2=0
P63	TxD0 output	PS0_3=1	-	-
P64	CTS1 input	PS0_4=0	-	PD6_4=0
	RTS1 output	PS0_4=1	PSL0_4=0	-
P65	CLK1 input	PS0_5=0	-	PD6_5=0
	CLK1 output	PS0_5=1	-	-
P66	RxD1 input	PS0_6=0	-	PD6_6=0
P67	TxD1 output	PS0_7=1	-	-

**Table 16.4 Pin Settings (2)**

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70 <sup>(1)</sup>	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	-
P71 <sup>(1)</sup>	RxD2 input	PS1_1=0	-	-	PD7_1=0
P72	CLK2 input	PS1_2=0	-	-	PD7_2=0
	CLK2 output	PS1_2=1	PSL1_2=0	PSC_2=0	-
P73	CTS2 input	PS1_3=0	-	-	PD7_3=0
	RTS2 output	PS1_3=1	PSL1_3=0	PSC_3=0	-

NOTES:

1. P70 and P71 are ports for the N-channel open drain output.

**Table 16.5 Pin Settings (3)**

Port	Function	Setting		
		PS3 Register <sup>(1)</sup>	PSL3 Register	PD9 Register <sup>(1)</sup>
P90	CLK3 input	PS3_0=0	-	PD9_0=0
	CLK3 output	PS3_0=1	-	-
P91	RxD3 input	PS3_1=0	-	PD9_1=0
P92	TxD3 output	PS3_2=1	PSL3_2=0	-
P93	CTS3 input	PS3_3=0	PSL3_3=0	PD9_3=0
	RTS3 output	PS3_3=1	-	-
P94	CTS4 input	PS3_4=0	PSL3_4=0	PD9_4=0
	RTS4 output	PS3_4=1	-	-
P95	CLK4 input	PS3_5=0	PSL3_5=0	PD9_5=0
	CLK4 output	PS3_5=1	-	-
P96	TxD4 output	PS3_6=1	-	-
P97	RxD4 input	PS3_7=0	-	PD9_7=0

NOTES:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.






Figure 16.10 Transmit and Receive Operation

### 16.1.1 Selecting CLK Polarity

As shown in Figure 16.11, the CKPOL bit in the UiC0 register (i=0 to 4) determines the polarity of the transfer clock.




Figure 16.11 Transfer Clock Polarity

### 16.1.2 Selecting LSB First/MSB First

As shown in Figure 16.12, the UFORM bit in the UiC0 register (i=0 to 4) determines a data transfer format.





Figure 16.12 Transfer Format

### 16.1.3 Continuous Receive Mode

When the UiRRM bit in the UiC1 register (i=0 to 4) is set to "1" (continuous receive mode), the TI bit is set to "0" (data in the UiTB register) by reading the UiRB register. When the UiRRM bit is set to "1", do not set dummy data in the UiTB register by program.

### 16.1.4 Serial Data Logic Inverse Function

When the UiLCH bit in the UiC1 register is set to "1" (inverse), data logic written in the UiTB register is inversed when transmitted. The inversed receive data logic can be read by reading the UiRB register. Figure 16.13 shows a switching example of the serial data logic.



**Figure 16.13 Serial Data Logic Switching**

## 16.2 Clock Asynchronous Serial I/O (UART) Mode

In UART mode, data is transmitted and received after setting a desired bit rate and data transfer format. Table 16.6 lists specifications of UART mode.

**Table 16.6 UART Mode Specifications**

Item	Specification
Transfer Data Format	<ul style="list-style-type: none"> <li>Character bit (transfer data) : selected from 7 bits, 8 bits, or 9 bits</li> <li>Start bit: 1 bit</li> <li>Parity bit: selected from odd, even, or none</li> <li>Stop bit: selected from 1 bit or 2 bits</li> </ul>
Transfer Clock	<ul style="list-style-type: none"> <li>The CKDIR bit in the UiMR register is set to "0" (internal clock selected) :  <math>f_j/16(m+1)</math> <math>f_j = f_1, f_8, f_{2n}^{(1)}</math> <math>m</math>: setting value of the UiBRG register 00<sub>16</sub> to FF<sub>16</sub></li> <li>The CKDIR bit is set to "1" (external clock selected) :  <math>f_{EXT}/16(m+1)</math> <math>f_{EXT}</math>: clock applied to the CLKi pin</li> </ul>
Transmit/Receive Control	<ul style="list-style-type: none"> <li>Select from CTS function, RTS function or CTS/RTS function disabled</li> </ul>
Transmit Start Condition	<ul style="list-style-type: none"> <li>To start transmitting, the following requirements must be met: <ul style="list-style-type: none"> <li>- Set the TE bit in the UiC1 register to "1" (transmit enable)</li> <li>- Set the TI bit in the UiC1 register to "0" (data in the UiTB register)</li> <li>- Apply an "L" signal to the CTSi pin when the CTS function is selected</li> </ul> </li> </ul>
Receive Start Condition	<ul style="list-style-type: none"> <li>To start receiving, the following requirements must be met: <ul style="list-style-type: none"> <li>- Set the RE bit in the UiC1 register to "1" (receive enable)</li> <li>- The start bit is detected</li> </ul> </li> </ul>
Interrupt Request Generation Timing	<ul style="list-style-type: none"> <li>Transmit interrupt timing can be selected from the followings: <ul style="list-style-type: none"> <li>- The UiIRS bit in the UiC1 register is set to "0" (no data in the transmit buffer) : when data is transferred from the UiTB register to the UARTi transmit register (transfer started)</li> <li>- The UiIRS bit is set to "1" (transmission completed) : when data transmission from the UARTi transfer register is completed</li> </ul> </li> <li>Receive interrupt timing when data is transferred from the UARTi receive register to the UiRB register (reception completed)</li> </ul>
Error Detect	<ul style="list-style-type: none"> <li>Overrun error<sup>(2)</sup> This error occurs when the bit before the last stop bit of the next received data is read prior to reading the UiRB register (the first stop bit when selecting 2 stop bits)</li> <li>Framing error This error occurs when the number of stop bits set is not detected</li> <li>Parity error When parity is enabled, this error occurs when the number of "1" in parity and character bits does not match the number of "1" set</li> <li>Error sum flag This flag is set to "1" when any of an overrun, framing or parity errors occur</li> </ul>
Selectable Function	<ul style="list-style-type: none"> <li>LSB first or MSB first Data is transmitted/received in either bit 0 or in bit 7</li> <li>Serial data logic inverse Logic values of data to be transmitted and received data are inversed. The start bit and stop bit are not inversed</li> <li>TxD, RxD I/O polarity switching TxD pin output and RxD pin input are inversed</li> </ul>

**NOTES:**

- The CNT3 to CNT0 bits in the TCSPR register select no division ( $n=0$ ) or divide-by- $2n$  ( $n=1$  to 15).
- If an overrun error occurs, the UiRB register is indeterminate. The IR bit in the SiRIC register remains unchanged as "1" (interrupt requested).

Table 16.7 lists registers to be used and settings. Tables 16.8 to 16.10 list pin settings. When UART<sub>i</sub> (i=0 to 4) operation mode is selected, the TxD<sub>i</sub> pin outputs an "H" signal before transfer is started (the TxD<sub>i</sub> pin is in a high-impedance state when the N-channel open drain output is selected). Figure 16.14 shows an example of a transmit operation in UART mode. Figure 16.15 shows an example of a receive operation in UART mode.

**Table 16.7 Registers to be Used and Settings in UART**

Register	Bit	Function
UiTB	0 to 8	Set transmit data <sup>(1)</sup>
UiRB	0 to 8	Received data can be read <sup>(1)</sup>
	OER, FER, PER, SUM	Error flags
UiBRG	0 to 7	Set bit rate
UiMR	SMD2 to SMD0	Set to "1002" when transfer data is 7 bits long Set to "1012" when transfer data is 8 bits long Set to "1102" when transfer data is 9 bits long
	CKDIR	Select the internal clock or external clock
	STPS	Select stop bit length
	PRY, PRYE	Select parity enable or disable, odd or even
	IOPOL	Select TxD / RxD I/O polarity
UiC0	CLK0, CLK1	Select count source for the UiBRG register
	CRS	Select either CTS or RTS when using either
	TXEPT	Transfer register empty flag
	CRD	Enables or disables the CTS or RTS function
	NCH	Select output format of the TxD <sub>i</sub> pin
	CKPOL	Set to "0"
	UFORM	Select the LSB first or MSB first when a transfer data is 8 bits long Set to "0" when transfer data is 7 bits or 9 bits long
UiC1	TE	Set to "1" to enable data transmission
	TI	Transfer buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Select how the UART <sub>i</sub> transmit interrupt is generated
	UiRRM	Set to "0"
	UiLCH	Select whether or not data logic is inversed when transfer data length is 7 or 8 bits. Set to "0" when transfer data length is 9 bits.
	UiERE	Set to either "0" or "1"
UiSMR	0 to 7	Set to "0016"
UiSMR2	0 to 7	Set to "0016"
UiSMR3	0 to 7	Set to "0016"
UiSMR4	0 to 7	Set to "0016"

**NOTES:**

1. Use bits 0 to 6 when transfer data is 7 bits long, bits 0 to 7 when 8 bits long, bits 0 to 8 when 9 bits long.

**Table 16.8 Pin Settings in UART (1)**

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P60	CTS0 input	PS0_0=0	–	PD6_0=0
	RTS0 output	PS0_0=1	–	–
P61	CLK0 input	PS0_1=0	–	PD6_1=0
P62	RxD0 input	PS0_2=0	–	PD6_2=0
P63	TxD0 output	PS0_3=1	–	–
P64	CTS1 input	PS0_4=0	–	PD6_4=0
	RTS1 output	PS0_4=1	PSL0_4=0	–
P65	CLK1 input	PS0_5=0	–	PD6_5=0
P66	RxD1 input	PS0_6=0	–	PD6_6=0
P67	TxD1 output	PS0_7=1	–	–

**Table 16.9 Pin Settings (2)**

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70 <sup>(1)</sup>	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	–
P71 <sup>(1)</sup>	RxD2 input	PS1_1=0	–	–	PD7_1=0
P72	CLK2 input	PS1_2=0	–	–	PD7_2=0
P73	CTS2 input	PS1_3=0	–	–	PD7_3=0
	RTS2 output	PS1_3=1	PSL1_3=0	PSC_3=0	–

NOTES:

1. P70 and P71 are ports for the N-channel open drain output.


**Table 16.10 Pin Settings (3)**

Port	Function	Setting		
		PS3 Register <sup>(1)</sup>	PSL3 Register	PD9 Register <sup>(1)</sup>
P90	CLK3 input	PS3_0=0	–	PD9_0=0
P91	RxD3 input	PS3_1=0	–	PD9_1=0
P92	TxD3 output	PS3_2=1	PSL3_2=0	–
P93	CTS3 input	PS3_3=0	PSL3_3=0	PD9_3=0
	RTS3 output	PS3_3=1	–	–
P94	CTS4 input	PS3_4=0	PSL3_4=0	PD9_4=0
	RTS4 output	PS3_4=1	–	–
P95	CLK4 input	PS3_5=0	PSL3_5=0	PD9_5=0
P96	TxD4 output	PS3_6=1	–	–
P97	RxD4 input	PS3_7=0	–	PD9_7=0

NOTES:

1. Set the PD9 and PS3 registers set immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

## (1) 8-bit Data Transmission Timing (with a parity and 1 stop bit)



i=0 to 4

The above timing applies to the following settings :

- The PRYE bit in the UiMR register is set to "1" (parity enabled)
- The STPS bit in the UiMR register is set to "0" (1 stop bit)
- The CRD bit in the UiC0 register is set to "0" and the CRS bit is set to "0" (CTS function selected)
- The UiIRS bit in the UiC1 register is set to "1" (transmission completed)

$$T_c = 16(m+1)/f_j \text{ or } 16(m+1)/f_{EXT}$$


f<sub>j</sub> : count source frequency set in the UiBRG register (f<sub>1</sub>, f<sub>8</sub>, f<sub>2n</sub><sup>(1)</sup>)f<sub>EXT</sub> : count source frequency set in the UiBRG register (external clock)

m : setting value of the UiBRG register

NOTES:

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2<sup>n</sup> (n=1 to 15).

## (2) 9-bit Data Transmit Timing (with no parity and 2 stop bits)



i=0 to 4

The above timing applies to the following settings :

- The PRYE bit in the UiMR register is set to "0" (parity disabled)
- The STPS bit in the UiMR register is set to "1" (2 stop bits)
- The CRD bit in the UiC0 register is set to "1" (CTS function disabled)
- The UiIRS bit in the UiC1 register is set to "0" (no data in the transmit buffer)

$$T_c = 16(m+1)/f_j \text{ or } 16(m+1)/f_{EXT}$$

f<sub>j</sub> : count source frequency set in the UiBRG register (f<sub>1</sub>, f<sub>8</sub>, f<sub>2n</sub><sup>(1)</sup>)f<sub>EXT</sub> : count source frequency set in the UiBRG register (external clock)

m : setting value of the UiBRG register

NOTES:

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2<sup>n</sup> (n=1 to 15).

Figure 16.14 Transmit Operation




Figure 16.15 Receive Operation

### 16.2.1 LSB First / MSB First Select Function

As shown in Figure 16.16, the UFORM bit in the UiC0 register (i=0 to 4) determines data transfer format. This function is available for 8-bit transfer data.




Figure 16.16 Transfer Format



### 16.2.2 Serial Data Logic Inverse Function

After the UiLCH bit in the UiC1 register is set to "1", data logic is inverted when writing to the UiTB register (i=0 to 4) and reading from the UiRB register. Figure 16.17 shows a serial data logic.




Figure 16.17 Serial Data Logic Inverse

### 16.2.3 TxD and RxD I/O Polarity Inverse Function

TxD pin output and RxD pin input are inverted. All I/O data level, including the start bit, stop bit and parity bit, are inverted. Figure 16.18 shows TxD and RxD I/O polarity inverse.




Figure 16.18 TxD, RxD I/O Polarity Reverse Function

### 16.3 Special Mode 1 (I<sup>2</sup>C Mode)

I<sup>2</sup>C mode is a mode to communicate with external devices with a simplified I<sup>2</sup>C . Table 16.11 lists specifications of I<sup>2</sup>C mode. Table 16.12 lists registers to be used and settings, Table 16.13 lists each function. Figure 16.19 shows a block diagram of I<sup>2</sup>C mode. Figure 16.20 shows timings for transfer to the UiRB register and interrupts. Tables 16.14 to 16.16 list pin settings.

As shown in Table 16.13, I<sup>2</sup>C mode is entered when the SMD2 to SMD0 bits in the UiMR register is set to "0102" and the IICM bit in the UiMR register is set to "1". SDAi output changes after SCLi becomes low and stabilizes due to a SDAi output via the delay circuit.

**Table 16.11 I<sup>2</sup>C Mode Specifications**

Item	Specifications
Interrupt	Start condition detect, stop condition detect, no acknowledgment detect, acknowledgment detect
Selectable Function	<ul style="list-style-type: none"> <li>• Arbitration lost The update timing of the ABT bit in the UiRB register can be selected. Refer to <b>16.3.3 Arbitration</b>.</li> <li>• SDAi digital delay Selected from no digital delay or 2 to 8 cycle delay of the count source of BRG. Refer to <b>16.3.5 SDA Output</b>.</li> <li>• Clock phase setting Selected from clock delay or no clock delay. Refer to <b>16.3.4 Transfer Clock</b>.</li> </ul>




Figure 16.19 I²C Mode Block Diagram

**Table 16.12 Registers To Be Used and Settings (I<sup>2</sup>C Mode)**

Register	Bit	Function	
		Master	Slave
UiTB	0 to 7	Set transmit data	
UiRB	0 to 7	Received data can be read	
	8	ACK or NACK bit can be read	
	ABT	Arbitration lost detect flag	Disabled
	OER	Overrun error flag	
UiBRG	0 to 7	Set bit rate	Disabled
UiMR	SMD2 to SMD0	Set to "0102"	
	CKDIR	Set to "0"	Set to "1"
	IOPOL	Set to "0"	
UiC0	CLK1 to CLK0	Select count source of the UiBRG register	Disabled
	CRS	Disabled because CRD = 1	
	TXEPT	Transfer register empty flag	
	CRD, NCH	Set to "1"	
	CKPOL	Set to "0"	
	UFORM	Set to "1"	
UiC1	TE	Set to "1" to enable data transmission	
	TI	Transfer buffer empty flag	
	RE	Set to "1" to enable data reception	
	RI	Reception complete flag	
	UiRRM, UiLCH, UiERE	Set to "0"	
UiSMR	IICM	Set to "1"	
	ABC	Select an arbitration lost detect timing	Disabled
	BBS	Bus busy flag	
	3 to 7	Set to "000002"	
UiSMR2	IICM2	See Table 16.13	
	CSC	Set to "1" to enable clock synchronization	Set to "0"
	SWC	Set to "1" to output fixed "L" from the SDAi on the falling edge of the ninth bit of the transfer clock	
	ALS	Set to "1" to terminate SDA output when detecting the arbitration lost	Not used. Set to "0"
	STC	Not used. Set to "0"	Set to "1" to reset UARTi by detecting the start condition
	SWC2	Set to "1" to forcibly output an "L" signal from SCL	
	SDHI	Set to "1" to disable SDA output	
	SU1HIM	Set to "0"	
	UiSMR3	SSE	Set to "0"
CKPH		See Table 16.13.	
DINC, NODC, ERR		Set to "0"	
DL2 to DL0		Set digital delay value	
UiSMR4	STAREQ	Set to "1" when generating a start condition	Not used. Set to "0"
	RSTAREQ	Set to "1" when generating a restart condition	
	STPREQ	Set to "1" when generating a stop condition	
	STSPSEL	Set to "1" when using a condition generating function	
	ACKD	Select ACK or NACK	
	ACKC	Set to "1" to output ACK data	
	SCLHI	Set to "1" to enable SCL output stop when detecting stop condition	Not used. Set to "0"
	SWC9	Not used. Set to "0"	Set to "1" to output fixed "L" from SCLi on the falling edge of the ninth bit of the transfer clock
IFSR	IFSR6, IFSR7	Set to "1"	

i=0 to 4

**Table 16.13 I<sup>2</sup>C Mode Functions**

Function	Clock Synchronous Serial I/O Mode (SMD2 to SMD0=0012, IICM=0)	I <sup>2</sup> C Mode (SMD2 to SMD0=0102; IICM=1)			
		IICM2=0 (NACK/ACK interrupt)		IICM2=1 (UART transmit / UART receive interrupt)	
		CKPH=0 (No clock delay)	CKPH=1 (Clock delay)	CKPH=0 (No clock delay)	CKPH=1 (Clock delay)
Interrupt Numbers 39 to 41 Generated <sup>(1)</sup> (See Figure 16.20)	-	Start condition or stop condition detect (See Table 16.17)			
Interrupt Number 17, 19, 33, 35 and 37 Generated <sup>(1)</sup> (See Figure 16.20)	UARTi Transmission - Transmission started or completed (selected by the UiIRS register)	No Acknowledgement Detect (NACK) - Rising edge of 9th bit of SCLi		UARTi Transmission - Rising edge of 9th bit of SCLi	UARTi Transmission - Next falling edge after the 9th bit of SCLi
Interrupt Numbers 18, 20, 34, 36 and 38 Generated <sup>(1)</sup> (See Figure 16.20)	UARTi Reception - Receiving at 8th bit CKPOL=0(rising edge) CKPOL=1(falling edge)	Acknowledgement Detect (ACK) - Rising edge of 9th bit of SCLi		UARTi Reception - Falling edge of 9th bit of SCLi	
Data Transfer Timing from the UART Receive Shift Register to the UiRB Register	CKPOL=0(rising edge) CKPOL=1(falling edge)	Rising edge of 9th bit of SCLi		Falling edge of 9th bit of SCLi	Falling edge and rising edge of 9th bit of SCLi
UARTi Transmit Output Delay	No delay	Delay			
P63, P67, P70, P92, P96 Pin Functions	TxDi output	SDAi input and output			
P62, P66, P71, P91, P97 Pin Functions	RxDi input	SCLi input and output			
P61, P65, P72, P90, P95 Pin Functions	Select CLKi input or output	– (Not used in I <sup>2</sup> C mode)			
Noise Filter Width	15ns	200ns			
Reading RxDi and SCLi Pin Levels	Can be read if port direction bit is set to "0"	Can be read regardless of the port direction bit			
Default Value of TxDi, SDAi Output	CKPOL=0 (H) CKPOL=1 (L)	Values set in the port register before entering I <sup>2</sup> C mode <sup>(2)</sup>			
SCLi Default and End Value	–	H	L	H	L
DMA Generated (See Figure 16.20)	UARTi reception	Acknowledgement detect (ACK)		UARTi Reception - Falling edge of 9 bit of SCLi	
Store Received Data	1st to 8th bits of the received data are stored into bits 0 to 7 in the UiRB register	1st to 8th bits of the received data are stored into bits 7 to 0 in the UiRB register		1st to 7th bits of the received data are stored into bits 6 to 0 in the UiRB register. 8th bit is stored into bit 8 in the UiRB register.	
				1st to 8th bits are stored into bits 7 to 0 in the UiRB register <sup>(3)</sup>	
Reading Received Data	The UiRB register status is read				Bits 6 to 0 in the UiRB registers <sup>(4)</sup> are read as bit 7 to 1. Bit 8 in the UiRB register is read as bit 0

i=0 to 4

**NOTES:**

- Follow the procedures below to change how an interrupt is generated.
  - Disable interrupt of corresponding interrupt number.
  - Change how an interrupt is generated.
  - Set the IR bit of a corresponding interrupt number to "0" (no interrupt requested).
  - Set the ILVL2 to ILVL0 bits of a corresponding interrupt number.
- Set default value of the SDAi output when the SMD2 to SMD0 bits in the UiMR register are set to "0002" (serial I/O disabled).
- Second data transfer to the UiRB register (on the rising edge of the ninth bit of SCLi).
- First data transfer to the UiRB register (on the falling edge of the ninth bit of SCLi).




Figure 16.20 UiRB Register Transfer and Interrupt Timings

Table 16.14 Pin Settings in I<sup>2</sup>C Mode (1)

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P62	SCL0 output	PS0_2=1	PSL0_2=0	-
	SCL0 input	PS0_2=0	-	PD6_2=0
P63	SDA0 output	PS0_3=1	-	-
	SDA0 input	PS0_3=0	-	PD6_3=0
P66	SCL1 output	PS0_6=1	PSL0_6=0	-
	SCL1 input	PS0_6=0	-	PD6_6=0
P67	SDA1 output	PS0_7=1	-	-
	SDA1 input	PS0_7=0	-	PD6_7=0

**Table 16.15 Pin Settings (2)**

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70 <sup>(1)</sup>	SDA2 output	PS1_0=1	PSL1_0=0	PSC_0=0	-
	SDA2 input	PS1_0=0	-	-	PD7_0=0
P71 <sup>(1)</sup>	SCL2 output	PS1_1=1	PSL1_1=0	PSC_1=0	-
	SCL2 input	PS1_1=0	-	-	PD7_1=0

NOTES:

1. P70 and P71 are ports for the N-channel open drain output.

**Table 16.16 Pin Settings (3)**


Port	Function	Setting		
		PS3 Register <sup>(1)</sup>	PSL3 Register	PD9 Register <sup>(1)</sup>
P91	SCL3 output	PS3_1=1	PSL3_1=0	-
	SCL3 input	PS3_1=0	-	PD9_1=0
P92	SDA3 output	PS3_2=1	PSL3_2=0	-
	SDA3 input	PS3_2=0	-	PD9_2=0
P96	SDA4 output	PS3_6=1	-	-
	SDA4 input	PS3_6=0	-	PD9_6=0
P97	SCL4 output	PS3_7=1	PSL3_7=0	-
	SCL4 input	PS3_7=0	-	PD9_7=0

NOTES:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

### 16.3.1 Detecting Start Condition and Stop Condition

The microcomputer detects either a start condition or stop condition. The start condition detect interrupt is generated when the SCL<sub>i</sub> (i=0 to 4) pin is held high ("H") and the SDA<sub>i</sub> pin changes high ("H") to low ("L"). The stop condition detect interrupt is generated when the SCL<sub>i</sub> pin is held high ("H") and the SDA<sub>i</sub> pin changes low ("L") to high ("H"). The start condition detect interrupt shares interrupt control registers and vectors with the stop condition detect interrupt. The BBS bit in the UiSMR register determines which interrupt is requested.

**Figure 16.21 Start Condition or Stop Condition Detect**

### 16.3.2 Start Condition or Stop Condition Output

The start condition is generated when the STAREQ bit in the UiSMR4 register ( $i=0$  to 4) is set to "1" (start). The restart condition is generated when the RSTAREQ bit in the UiSMR4 register is set to "1" (start). The stop condition is generated when the STPREQ bit in the UiSMR4 is set to "1" (start).


The start condition is output when the STAREQ bit is set to "1" and the STSPSEL bit in the UiSMR4 register is set to "1" (start or stop condition generation circuit selected). The restart condition is output when the RSTAREQ bit and STSPSEL bit are set to "1". The stop condition is output when the STPREQ bit and the STSPSEL bit are set to "1".

When the start condition, stop condition or restart condition is output, do not generate an interrupt between the instruction to set the STAREQ bit, STPREQ bit or RSTAREQ bit to "1" and the instruction to set the STSPSEL bit to "1". When the start condition is output, set the STAREQ bit to "1" before the STSPSEL bit is set to "1".

Table 16.17 lists function of the STSPSEL bit. Figure 16.22 shows functions of the STSPSEL bit.

**Table 16.17 STSPSEL Bit Function**

Function	STSPSEL = 0	STSPSEL = 1
Start condition and stop condition output	Program with a port determines how the start condition or stop condition is output	The STAREQ bit, RSTAREQ bit and STPREQ bit determine how the start condition or stop condition is output
Timing to generate a start condition and stop condition interrupt request	The start condition and stop condition are detected	Start condition and stop condition generation are completed



**Figure 16.22 STSPSEL Bit Function**



### 16.3.3 Arbitration

The ABC bit in the UiSMR register (i=0 to 4) determines an update timing for the ABT bit in the UiRB register. On the rising edge of SCLi, the microcomputer determines whether a transmit data matches data input to the SDAi pin.

When the ABC bit is set to "0" (update per bit), the ABT bit is set to "1" as soon as a data discrepancy is detected. The ABT bit is set to "0" if not detected. When the ABC bit is set to "1", the ABT bit is set to "1" (detected-arbitration is lost) on the falling edge of the ninth bit of the transfer clock if any discrepancy is detected. When the ABT bit is updated per byte, set the ABT bit to "0" (not detected-arbitration is won) between an ACK detection in the first byte data and the next byte data to be transferred. When the ALS bit in the UiSMR2 register is set to "1" (SDA output stop enabled), the arbitration lost occurs. As soon as the ABT bit is set to "1", the SDAi pin is placed in a high-impedance state.

### 16.3.4 Transfer Clock

The transfer clock transmits and receives data as is shown in Figure 16.22

The CSC bit in the UiSMR2 register (i=0 to 4) synchronizes an internally generated clock (internal SCLi) with the external clock that is applied to the SCLi pin. When the CSC bit is set to "1" (clock synchronous enabled) and the internal SCLi is held high ("H"), the internal SCLi become low ("L") if the SCLi pin is on the falling edge. The UiBRG register is reloaded to start counting for the "L" leg. A counter stops when the SCLi pin is held "L" and then the internal SCLi changes "L" to "H". Counting is resumed when the SCLi pin become "H". The transfer clock of UARTi is equivalent to the AND for signals from the internal SCLi and the SCLi pin.

The transfer clock is synchronized between a half cycle before the falling edge of first bit of the internal SCLi and the rising edge of the ninth bit. Select the internal clock as the transfer clock while the CSC bit is set to "1".

The SWC bit in the UiSMR2 register determines whether the SCLi pin is fixed to output an "L" signal on the falling edge of the ninth cycle of the transfer clock or not.

When the SCLHI bit in the UiSMR4 register is set to "1" (enabled), a SCLi output stops when a stop condition is detected (high-impedance).

When the SWC2 bit in the UiSMR2 register is set to "1" (0 output), the SCLi pin forcibly outputs an "L" signal while transmitting and receiving. The fixed "L" signal applied to the SCLi pin is cancelled by setting the SWC2 bit to "0" (transfer clock) and the transfer clock is input to and output from the SCLi pin.

When the CKPH bit in the UiSMR3 register is set to "1" and the SWC9 bit in the UiSMR4 register is set to "1" (SCL "L" hold enabled), the SCLi pin is fixed to output an "L" signal on the next falling edge after the ninth bit of the clock. The fixed "L" signal applied to the SCLi pin is cancelled by setting the SWC9 bit to "0" (SCL "L" hold disabled).

### 16.3.5 SDA Output

Values in bits 7 to 0 (D7 to D0) in the UiTB register (i=0 to 4) are output in descending order from D7. The ninth bit (D8) is ACK or NACK.

Set the default value of SDAi transmit output when the IICM bit is set to "1" (I<sup>2</sup>C mode) and the SMD2 to SMD0 bits in the UiMR register are set to "0002" (serial I/O disabled).

The DL2 to DL0 bits in the UiSMR3 register determine no delay in the SDAi output or a delay of 2 to 8 UiBRG register count source cycles.

When the SDHI bit in the UiSMR2 register is set to "1" (SDA output disabled), the SDAi pin is forcibly placed in a high-impedance state. Do not set in the SDHI bit on the rising edge of the URTi transfer clock.

The ABT bit in the UiRB register may be set to "1" (detected).

### 16.3.6 SDA Input

When the IICM2 bit in the UiSMR2 register (i=0 to 4) is set to "0", the first eight bits of received data are stored into bits 7 to 0 (D7 to D0) in the UiRB register. The ninth bit (D8) is ACK or NACK.

When the IICM2 bit is set to "1", the first seven bits (D7 to D1) of received data are stored into bits 6 to 0 in the UiRB register. Store the eighth bit (D0) into bit 8 in the UiRB register.

If the IICM bit in the UiSMR register is set to "1" and the CKPH bit is set to "1", the same data as that of when setting the IICM2 bit to "0" can be read. To read the data, read the UiRB register after the rising edge of the ninth bit of the transfer clock.

### 16.3.7 ACK, NACK

When the STSPSEL bit in the UiSMR4 register (i=0 to 4) is set to "0" (serial I/O circuit selected) and the ACKC bit in the UiSMR4 register is set to "1" (ACK data output), the SDAi pin outputs the value set in the ACKD bit.

If the IICM2 bit is set to "0", the NACK interrupt request is generated when the SDAi pin is held high ("H") on the rising edge of the ninth bit of the transfer clock. The ACK interrupt request is generated when the SDAi pin is held low ("L") on the rising edge of the ninth bit of the transfer clock.

When ACK is selected to generate a DMA request, the DMA transfer is activated by an ACK detection.

### 16.3.8 Transmit and Receive Reset

When the STC bit in the UiSMR2 register is set to "1" (UARTi initialization enabled) and a start condition is detected,

- the transmit shift register is reset and the content of the UiTB register is transferred to the transmit shift register. The first bit starts transmitting when the next clock is input. UARTi output value remains unchanged between when clock is input and when data of the first bit is output. The value remains the same value as when start condition was detected.
- the receive shift register is reset and the first bit starts receiving when the next clock is input.
- the SWC bit is set to "1" (SCL wait output enabled). The SCLi pin becomes low ("L") on the falling edge of the ninth bit of the transfer clock.

If UARTi transmission and reception are started with this function, the TI bit remains unchanged. Select the external clock as the transfer clock when using this function.

## 16.4 Special Mode 2

In special mode 2, serial communication between one or multiple masters and multiple slaves is available. The  $\overline{SSi}$  input pin ( $i=0$  to 4) controls the serial bus communication. Table 16.18 lists specifications of special mode 2. Table 16.19 lists registers to be used and settings. Tables 16.20 to 16.22 list pin settings.

**Table 16.18. Special Mode 2 Specifications**

Item	Specification
Transfer Data Format	Transfer data : 8 bits long
Transfer Clock	The CKDIR bit in the UiMR register ( $i=0$ to 4) is set to "0" (internal clock selected) : $f_j/2(m+1)$ $f_j = f_1, f_8, f_{2n}^{(1)}$ $m$ : setting value of the UiBRG register 00 <sub>16</sub> to FF <sub>16</sub> The CKDIR bit to "1" (external clock selected) : input clock from the CLK <sub>i</sub> pin
Transmit/Receive Control	Select from CTS function, RTS function or CTS/RTS function disabled
Transmit Start Condition	<ul style="list-style-type: none"> <li>To start transmitting, the following requirements must be met<sup>(2)</sup> : <ul style="list-style-type: none"> <li>- Set the TE bit in the UiC1 register to "1" (transmit enable)</li> <li>- Set the TI bit in the UiC1 register to "0" (data in the UiTB register)</li> <li>- Apply an "L" signal to the <math>\overline{CTSi}</math> pin when the CTS function is selected</li> </ul> </li> </ul>
Receive Start Condition	<ul style="list-style-type: none"> <li>To start receiving, the following requirement must be met<sup>(2)</sup> : <ul style="list-style-type: none"> <li>- Set the RE bit in the UiC1 register to "1" (receive enable)</li> <li>- Set the TE bit to "1" (receive enable)</li> <li>- Set the TI bit to "0" (data in the UiTB register)</li> </ul> </li> </ul>
Interrupt Request Generation Timing	<ul style="list-style-type: none"> <li>Transmit interrupt timing can be selected from the followings: <ul style="list-style-type: none"> <li>- The UiIRS bit in the UiC1 register is set to "0" (no data in a transmit buffer) : when data is transferred from the UiTB register to the UART<sub>i</sub> transmit register (transmission started)</li> <li>- The UiIRS register is set to "1" (transmission completed): when data transmission from UART<sub>i</sub> transfer register is completed</li> </ul> </li> <li>Receive interrupt timing When data is transferred from the UART<sub>i</sub> receive register to the UiRB register (reception completed)</li> </ul>
Error Detection	<ul style="list-style-type: none"> <li>• Overrun error<sup>(3)</sup> This error occurs when the seventh bit of the next received data is read before reading the UiRB register</li> </ul>
Selectable Function	<ul style="list-style-type: none"> <li>• CLK polarity Select from the rising edge or falling edge of the transfer clock when transferred data is output and input</li> <li>• LSB first or MSB first Data is transmitted/received in either bit 0 or in bit 7</li> <li>• Continuous receive mode Reception is enabled simultaneously by reading the UiRB register</li> <li>• Serial data logic inverse This function inverses transmitted/received data logically</li> <li>• Tx<sub>D</sub>, Rx<sub>D</sub> I/O polarity switching Tx<sub>D</sub> pin output and Rx<sub>D</sub> pin input are inversed. All I/O data levels are also inversed</li> <li>• Clock phase Select from one of 4 combinations of transfer data polarity and phases</li> <li>• <math>\overline{SSi}</math> input pin function Output pin is placed in a high-impedance state to avoid data conflict between master and other masters or slaves</li> </ul>

**NOTES:**

- The CNT3 to CNT0 bits in the TCSPP register select no division ( $n=0$ ) or divide-by-2 $n$  ( $n=1$  to 15).
- To start transmission/reception when selecting the external clock, these conditions must be met after the CKPOL bit in the UiC0 register is set to "0" (data is transmitted on the falling edge of the transfer clock and data is received on the rising edge) and the CLK<sub>i</sub> pin is held high ("H"), or when the CKPOL bit is set to "1" (Data is transmitted on the rising edge of the transfer clock and data is received on the falling edge) and the CLK<sub>i</sub> pin is held low ("L").
- If an overrun error occurs, the UiRB register is indeterminate. The IR bit in the SiRIC register does not change to "1" (interrupt requested).

**Table 16.19. Registers To Be Used and Settings in Special Mode 2**

Register	Bit	Function
UiTB	0 to 7	Set transmit data
UiRB	0 to 7	Received data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set bit rate
UiMR	SMD2 to SMD0	Set to "0012"
	CKDIR	Set to "0" in master mode or "1" in slave mode
	IOPOL	Set to "0"
UiC0	CLK0, CLK1	Select count source for the UiBRG register
	CRS	Disabled since CRD = 1
	TXEPT	Transfer register empty flag
	CRD	Set to "1"
	NCH	Select the output format of the TxDi pin
	CKPOL	Clock phase can be set by the combination of the CKPOL bit and the CKPH bit in the UiSMR3 register
	UFORM	Select either LSB first or MSB first
UiC1	TE	Set to "1" to enable data transmission and reception
	TI	Transfer buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Select how the UARTi transmit interrupt is generated
	UiRRM	Set to "1" to enable continuous receive mode
	UiLCH, SCLKSTPB	Set to "0"
UiSMR	0 to 7	Set to "0016"
UiSMR2	0 to 7	Set to "0016"
UiSMR3	SSE	Set to "1"
	CKPH	Clock phase can be set by the combination of the CKPH bit and the CKPOL bit in the UiC0 register
	DINC	Set to "0" in master mode or "1" in slave mode
	NODC	Set to "0"
	ERR	Fault error flag
	5 to 7	Set to "0002"
UiSMR4	0 to 7	Set to "0016"
IFSR	IFSR6, IFSR7	Select how fault error occurs

i=0 to 4

**Table 16.20 Pin Settings in Special Mode 2 (1)**

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P60	SS0 input	PS0_0=0	–	PD6_0=0
P61	CLK0 input (slave)	PS0_1=0	–	PD6_1=0
	CLK0 output (master)	PS0_1=1	–	–
P62	RxD0 input (master)	PS0_2=0	–	PD6_2=0
	STxD0 output (slave)	PS0_2=1	PSL0_2=1	–
P63	TxD0 output (master)	PS0_3=1	–	–
	SRxD0 input (slave)	PS0_3=0	–	PD6_3=0
P64	SS1 input	PS0_4=0	–	PD6_4=0
P65	CLK1 input (slave)	PS0_5=0	–	PD6_5=0
	CLK1 output (master)	PS0_5=1	–	–
P66	RxD1 input (master)	PS0_6=0	–	PD6_6=0
	STxD1 output (slave)	PS0_6=1	PSL0_6=1	–
P67	TxD1 output (master)	PS0_7=1	–	–
	SRxD1 input (slave)	PS0_7=0	–	PD6_7=0

**Table 16.21 Pin Settings (2)**

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70 <sup>(1)</sup>	TxD2 output (master)	PS1_0=1	PSL1_0=0	PSC_0=0	–
	SRxD2 input (slave)	PS1_0=0	–	–	PD7_0=0
P71 <sup>(1)</sup>	RxD2 input (master)	PS1_1=0	–	–	PD7_1=0
	STxD2 output (slave)	PS1_1=1	PSL1_1=1	PSC_1=0	–
P72	CLK2 input (slave)	PS1_2=0	–	–	PD7_2=0
	CLK2 output (master)	PS1_2=1	PSL1_2=0	PSC_2=0	–
P73	SS2 input	PS1_3=0	–	–	PD7_3=0

NOTES:

1. P70 and P71 are ports for the N-channel open drain output.

**Table 16.22 Pin Settings (3)**

Port	Function	Setting		
		PS3 Register <sup>(1)</sup>	PSL3 Register	PD9 Register <sup>(1)</sup>
P90	CLK3 input (slave)	PS3_0=0	–	PD9_0=0
	CLK3 output (master)	PS3_0=1	–	–
P91	RxD3 input (master)	PS3_1=0	–	PD9_1=0
	STxD3 output (slave)	PS3_1=1	PSL3_1=1	–
P92	TxD3 output (master)	PS3_2=1	PSL3_2=0	–
	SRxD3 input (slave)	PS3_2=0	–	PD9_2=0
P93	SS3 input	PS3_3=0	PSL3_3=0	PD9_3=0
P94	SS4 input	PS3_4=0	PSL3_4=0	PD9_4=0
P95	CLK4 input (slave)	PS3_5=0	PSL3_5=0	PD9_5=0
	CLK4 output (master)	PS3_5=1	–	–
P96	TxD4 output (master)	PS3_6=1	–	–
	SRxD4 input (slave)	PS3_6=0	PSL3_6=0	PD9_6=0
P97	RxD4 input (master)	PS3_7=0	–	PD9_7=0
	STxD4 output (slave)	PS3_7=1	PSL3_7=1	–

NOTES:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

### 16.4.1 $\overline{\text{SSi}}$ Input Pin Function (i=0 to 4)

When the SSE bit in the UiSMR3 register is set to "1" ( $\overline{\text{SS}}$  function enabled), the  $\overline{\text{SSi}}$  input pin function is selected, activating the pin function.

The DINC bit in the UiSMR3 register determines which microcomputer performs as master or slave. When multiple microcomputers perform as the masters (multi-master system), the  $\overline{\text{SSi}}$  pin setting determines which master microcomputer is active and when.

#### 16.4.1.1 When Setting the DINC Bit to "1" (Slave Mode)

When an "H" signal is applied to the  $\overline{\text{SSi}}$  pin, the STxDi and SRxDi pins are placed in a high-impedance state and the transfer clock input to the CLKi pin is ignored. When a low-level signal ("L") is applied to the  $\overline{\text{SSi}}$  input pin, the transfer clock input is valid and serial communication is enabled.

#### 16.4.1.2 When Setting the DINC Bit to "0" (Master Mode)

When an "H" signal is applied to the  $\overline{\text{SSi}}$  pin, serial communication is available due to transmission privilege. The master outputs the transfer clock. When an "L" signal is applied to the  $\overline{\text{SSi}}$  pin, it indicates that another master is active and TxDi, RxDi and CLKi pins are placed in a high-impedance state. Moreover, a fault error occurs and the IR bit in the BCNiC register is set to "1" (interrupt requested). The ERR bit in the UiSMR3 register indicates whether a fault error occurs.

In master mode, software interrupt numbers 39, 40 and 41 are used for the fault error interrupt. The fault error interrupt is generated when the ERR bit changes "0" to "1". The fault error interrupt of UART0 and of UART3 share an interrupt vector. The fault error interrupt of UART1 and of UART4 share an interrupt vector. The IFSR6 and IFSR7 bits in the IFSR register determine which fault error interrupt is used.

Communication is not terminated even if a fault error is generated while communicating. To stop communication, the SMD 2 to SMD0 bit in the UiMR register is set to "0002" (serial I/O disabled).




Figure 16.23 Serial Bus Communication Control with SS Pin

### 16.4.2 Clock Phase Function

The CKPH bit in the UiSMR3 register (i=0 to 4) and the CKPOL bit in the UiC0 register select one of four combinations of transfer clock polarity and phases.

The transfer clock phase and polarity must be the same between the master and the slave involved in the transfer.

#### 16.4.2.1 When setting the DINC Bit to "0" (Master (Internal Clock))

Figure 16.24 shows transmit and receive timing.

#### 16.4.2.2 When Setting the DINC Bit to "1" (Slave (External Clock))

When the CKPH bit is set to "0" (no clock delay) and the  $\overline{\text{SSi}}$  input pin is held high ("H"), the STxDi pin is placed in a high-impedance state. When the  $\overline{\text{SSi}}$  input pin becomes low ("L"), conditions to start a serial transfer are met, but output is indeterminate. The serial transmission is synchronized with the transfer clock. Figure 16.25 shows the transmit and receive timing.

When the CKPH bit is set to "1" (clock delay) and the  $\overline{\text{SSi}}$  input pin is held high ("H"), the STxDi pin is placed in a high-impedance state. When the  $\overline{\text{SSi}}$  pin becomes low ("L"), the first data is output. The serial transmission is synchronized with the transfer clock. Figure 16.26 shows the transmit and receive timing.






Figure 16.24 Transmit and Receive Timing in Master Mode (Internal Clock)



**Figure 16.25 Transmit and Receive Timing in Slave Mode (External Clock) (CKPH=0)**



**Figure 16.26 Transmit and Receive Timing in Slave Mode (External Clock) (CKPH=1)**



### 16.5 Special Mode 3 (GCI Mode)

In GCI mode, the external clock is synchronized with the transfer clock used in the clock synchronous serial I/O mode.

Table 16.23 lists specifications of GCI mode. Table 16.24 lists registers to be used and settings. Tables 16.25 to 16.27 list pin settings.

**Table 16.23 GCI Mode Specifications**

Item	Specification
Transfer Data Format	Transfer data : 8 bits long
Transfer Clock	The CKDIR bit in the UiMR register (i=0 to 4) is set to "1" (external clock selected): an input from the CLKi pin
Clock Synchronization Function	The $\overline{\text{CTS}}_i$ pin inputs a trigger
Transmit/Receive Start Conditions	When a trigger signal is applied to the $\overline{\text{CTS}}_i$ pin under the following conditions: <ul style="list-style-type: none"> <li>• Set the TE bit in the UiC1 register to "1" (transmit enable)</li> <li>• Set the RE bit in the UiC1 register to "1" (receive enable)</li> <li>• Set the TI bit in the UiC1 register to "0" (data in UiTB register)</li> </ul>
Interrupt Request Generation Timing	Transmit interrupt timing can be selected from the followings: <ul style="list-style-type: none"> <li>• The UiIRS bit in the UiC1 register is set to "0" (UiTB register empty) : when data is transferred from the UiTB register to the UARTi transmit register (transmission started)</li> <li>• The UiIRS bit is set to "1" (transmit completed): when a data transmission from the UARTi transfer register is completed</li> </ul> Receive interrupt timing when data is transferred from the UARTi receive register to the UiRB register (reception completed)
Error Detection	Overflow error <sup>(1)</sup>  This error occurs when the seventh bit of the next received data is read before reading the UiRB register.

**NOTES:**

1. If an overflow error occurs, the UiRB register is indeterminate. The IR bit in the SiRIC register does not change to "1" (interrupt requested).

**Table 16.24 Registers To Be Used and Settings in GCI Mode**

Register	Bit	Function
UiTB	0 to 7	Set transmit data
UiRB	0 to 7	Received data
	OER	Overrun error flag
UiBRG	0 to 7	Set to "0016"
UiMR	SMD2 to SMD0	Set to "0012"
	CKDIR	Set to "1"
	IOPOL	Set to "0"
UiC0	CLK1 to CLK0	Set to "002"
	CRS	Disabled because CRD = 1
	TXEPT	Transfer register empty flag
	CRD	Set to "1"
	NCH	Select the output format of the TxDi pin
	CKPOL	Set to "0"
	UFORM	Set to "0"
UiC1	TE	Set to "1" to enable data transmission and reception
	TI	Transfer buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Select how the UARTi transmit interrupt is generated
	UiRRM, UiLCH	Set to "0"
	SCLKSTPB	Set to "0"
UiSMR	0 to 6	Set to "00000002"
	SCLKDIV	See Table 16.28
UiSMR2	0 to 6	Set to "00000002"
	SU1HIM	See Table 16.28
UiSMR3	0 to 2	Set to "0002"
	NODC	Set to "0"
	4 to 7	Set to "00002"
UiSMR4	0 to 7	Set to "0016"

i=0 to 4

**Table 16.25 Pin Settings in CGI Mode (1)**

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P60	CTS0 input <sup>(1)</sup>	PS0_0=0	–	PD6_0=0
P61	CLK0 input	PS0_1=0	–	PD6_1=0
P62	RxD0 input	PS0_2=0	–	PD6_2=0
P63	TxD0 output	PS0_3=1	–	–
P64	CTS1 input <sup>(1)</sup>	PS0_4=0	–	PD6_4=0
P65	CLK1 input	PS0_5=0	–	PD6_5=0
P66	RxD1 input	PS0_6=0	–	PD6_6=0
P67	TxD1 output	PS0_7=1	–	–

NOTES:

1. CTS input is used to input a trigger.

**Table 16.26 Pin Settings (2)**

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70 <sup>(1)</sup>	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	–
P71 <sup>(1)</sup>	RxD2 input	PS1_1=0	–	–	PD7_1=0
P72	CLK2 input	PS1_2=0	–	–	PD7_2=0
P73	CTS2 input <sup>(2)</sup>	PS1_3=0	–	–	PD7_3=0

NOTES:

1. P70 and P71 are ports for the N-channel open drain output.
2. CTS input is used to input a trigger.

**Table 16.27 Pin Settings (3)**

Port	Function	Setting		
		PS3 Register <sup>(1)</sup>	PSL3 Register	PD9 Register <sup>(1)</sup>
P90	CLK3 input	PS3_0=0	–	PD9_0=0
P91	RxD3 input	PS3_1=0	–	PD9_1=0
P92	TxD3 output	PS3_2=1	PSL3_2=0	–
P93	CTS3 input <sup>(2)</sup>	PS3_3=0	PSL3_3=0	PD9_3=0
P94	CTS4 input <sup>(2)</sup>	PS3_4=0	PSL3_4=0	PD9_4=0
P95	CLK4 input	PS3_5=0	PSL3_5=0	PD9_5=0
P96	TxD4 output	PS3_6=1	–	–
P97	RxD4 input	PS3_7=0	–	PD9_7=0

NOTES:


1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.
2. CTS input is used to input a trigger.

To generate the internal clock synchronized with the external clock, first set the SU1HIM bit in the UiSMR2 register ( $i=0$  to 4) and the SCLKDIV bit in the UiSMR register to values shown in Table 16.28. Then apply a trigger signal to the CTSi pin. Either the same clock cycle as the external clock or external clock divided by two can be selected as the transfer clock. The SCLKSTPB bit in the UiC1 register controls the transfer clock. Set the SCLKSTPB bit accordingly, to start or stop the transfer clock during an external clock operation. Figure 16.27 shows an example of the clock-divided synchronous function.

**Table 16.28 Clock-Divided Synchronous Function Select**

SCLKDIV Bit in UiSMR Register	SU1HIM Bit in UiSMR2 Register	Clock-Divided Synchronous Function	Example of Waveform
0	0	Not synchronized	-
0	1	Same division as the external clock	A in Figure 16.27
1	0 or 1	Same division as the external clock divided by 2	B in Figure 16.27

$i=0$  to 4



**Figure 16.27 Clock-Divided Synchronous Function**

## 16.6 Special Mode 4 (IE Mode)

In IE mode, devices connected with the IEBus can communicate in UART mode.

Table 16.29 lists registers to be used and settings. Tables 16.30 to 16.32 list pin settings.

**Table 16.29. Registers To Be Used and Settings in IE Mode**

Register	Bit	Function
UiTB	0 to 8	Set transmit data
UiRB	0 to 8	Received data can be read
	OER, FER, PER, SUM	Error flags
UiBRG	0 to 7	Set bit rate
UiMR	SMD2 to SMD0	Set to "1102"
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Disabled because PRYE=0
	PRYE	Set to "0"
	IOPOL	Select TxD and RxD I/O polarity
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Disabled because CRD=1
	TXEPT	Transfer register empty flag
	CRD	Set to "1"
	NCH	Select output format of the TxDi pin
	CKPOL	Set to "0"
	UFORM	Set to "0"
UiC1	TE	Set to "1" to enable data transmission
	TI	Transfer buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Select how the UARTi transmit interrupt is generated
	UiRRM, UiLCH, SCLKSTPB	Set to "0"
UiSMR	0 to 3	Set to "00002"
	ABSCS	Select bus conflict detect sampling timing
	ACSE	Set to "1" to automatically clear the transmit enable bit
	SSS	Select transmit start condition
	SCLKDIV	Set to "0"
UiSMR2	0 to 7	Set to "0016"
UiSMR3	0 to 7	Set to "0016"
UiSMR4	0 to 7	Set to "0016"
IFSR	IFSR6, IFSR7	Select how the bus conflict interrupt occurs

i=0 to 4

**Table 16.30 Pin Settings in IE Mode (1)**

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P61	CLK0 input	PS0_1=0	–	PD6_1=0
	CLK0 output	PS0_1=1	–	–
P62	RxD0 input	PS0_2=0	–	PD6_2=0
P63	TxD0 output	PS0_3=1	–	–
P65	CLK1 input	PS0_5=0	–	PD6_5=0
	CLK1 output	PS0_5=1	–	–
P66	RxD1 input	PS0_6=0	–	PD6_6=0
P67	TxD1 output	PS0_7=1	–	–

**Table 16.31 Pin Settings (2)**

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70 <sup>(1)</sup>	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	–
P71 <sup>(1)</sup>	RxD2 input	PS1_1=0	–	–	PD7_1=0
P72	CLK2 input	PS1_2=0	–	–	PD7_2=0
	CLK2 output	PS1_2=1	PSL1_2=0	PSC_2=0	–

NOTES:

1. P70 and P71 are ports for the N-channel open drain output.

**Table 16.32 Pin Settings (3)**

Port	Function	Setting		
		PS3 Register <sup>(1)</sup>	PSL3 Register	PD9 Register <sup>(1)</sup>
P90	CLK3 input	PS3_0=0	–	PD9_0=0
	CLK3 output	PS3_0=1	–	–
P91	RxD3 input	PS3_1=0	–	PD9_1=0
P92	TxD3 output	PS3_2=1	PSL3_2=0	–
P95	CLK4 input	PS3_5=0	PSL3_5=0	PD9_5=0
	CLK4 output	PS3_5=1	–	–
P96	TxD4 output	PS3_6=1	–	–
P97	RxD4 input	PS3_7=0	–	PD9_7=0

NOTES:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

If the output level of the TxDi pin ( $i=0$  to 4) differs from the input level of the RxDi pin, an interrupt request is generated.


UART0 and UART3 are assigned software interrupt number 40. UART1 and UART4 are assigned number 41. When using the bus conflict detect function of UART0 or UART3, of UART1 or UART4, set the IFSR6 bit and the IFSR7 bit in the IFSR register accordingly.

When the ABSCS bit in the UiSMR register is set to "0" (rising edge of the transfer clock), it is determined, on the rising edge of the transfer clock, if the output level of the TxD pin and the input level of the RxD pin match. When the ABSCS bit is set to "1" (timer Aj underflow), it is determined when the timer Aj (timer A3 in UART0, timer A4 in UART1, timer A0 in UART2, timer A3 in UART3, the timer A4 in UART4) overflows. Use the timer Aj in one-shot timer mode.

When the ACSE bit in the UiSMR register is set to "1" (automatic clear at bus conflict) and the IR bit in the BCNiIC register to "1" (discrepancy detected), the TE bit is set to "0" (transmit disable).


When the SSS bit in the UiSMR register is set to "1" (synchronized with RxDi), the TxDi pin starts transmitting data on the falling edge of the RxDi pin. Figure 16.28 shows bits associated with the bus conflict detect function.

(1) The ABSCS Bit in the UiSMR Register (Bus conflict and sampling clock selected)  
(i=0 to 4)




Timer Aj: timer A3 in UART0 or UART3, timer A4 in UART1 or UART4, timer A0 in UART2

(2) The ACSE Bit in the UiSMR Register (Transmit enable bit is automatically cleared)




(3) The SSS bit in the UiSMR Register (Transmit start condition selected)

When SSS is set to "0", data is transmitted after one transfer clock cycle if data transmission is enabled.



When SSS is set to "1", data is transmitted on the rising edge of RxDi<sup>(1)</sup>



NOTES:

1. Data is transmitted on the falling edge of RxDi when IOPOL is set to "0".  
Data is transmitted on the rising edge of RxDi when IOPOL is set to "1".
2. Data transmission condition must be met before the falling edge of RxD.

Figure 16.28 Bit Function Related Bus Conflict Detection



## 16.7 Special Mode 5 (SIM Mode)

In SIM mode, SIM interface devices can communicate in UART mode. Both direct and inverse formats are available and the TxDi pin (i=0 to 4) can output an "L" signal when a parity error is detected.

Table 16.33 lists specifications of SIM mode. Table 16.34 lists registers to be used and register settings. Tables 16.35 to 16.37 list pin settings.

**Table 16.33 SIM Mode Specifications**

Item	Specification
Transfer Data Format	<ul style="list-style-type: none"> <li>Transfer data: 8-bit UART mode</li> <li>One stop bit</li> <li>In direct format <ul style="list-style-type: none"> <li>Parity: Even</li> <li>Data logic: Direct</li> <li>Transfer format: LSB first</li> </ul> </li> <li>In inverse format <ul style="list-style-type: none"> <li>Parity: Odd</li> <li>Data logic: Inverse</li> <li>Transfer format: MSB first</li> </ul> </li> </ul>
Transfer Clock	<p>The CKDIR bit in the UiMR register (i=0 to 4) is "0" (internal clock selected):  <math>f_j/16(m+1)^{(1)}</math> <math>f_j = f_1, f_8, f_{2n}^{(2)}</math> <math>m</math>: setting value of the UiBRG register 00<sub>16</sub> to FF<sub>16</sub>  Do not set the CKDIR bit to "1" (external clock selected)</p>
Transmit/Receive Control	The CRD bit in the UiC0 register is set to "1" (CTS, RTS function disabled)
Other Setting Items	The UiIRS bit in the UiC1 register is set to "1" (transmission completed)
Transmit Start Condition	<p>To start transmitting, the following requirements must be met:</p> <ul style="list-style-type: none"> <li>Set the TE bit in the UiC1 register to "1" (transmit enable)</li> <li>Set the TI bit in the UiC1 register to "0" (data being in the UiTB register)</li> </ul>
Receive Start Condition	<p>To start receiving, the following requirements must be met:</p> <ul style="list-style-type: none"> <li>Set the RE bit in the UiC1 register to "1" (receive enable)</li> <li>Detect the start bit</li> </ul>
Interrupt Request Generation Timing	<p>Transmit interrupt timing</p> <ul style="list-style-type: none"> <li>The UiIRS bit is set to "1" (transmission is completed): when data transmission from the UARTi transfer register is completed</li> </ul> <p>Receive interrupt timing</p> <p>when data is transferred from the UARTi receive register to the UiRB register (reception completed)</p>
Error Detection	<ul style="list-style-type: none"> <li>Overrun error<sup>(1)</sup> This error occurs when the eighth bit of the next data is received before reading the UiRB register</li> <li>Framing error This error occurs when the number of the stop bit set is not detected</li> <li>Parity error This error occurs when the number of "1" in parity bit and character bits differ from the number set.</li> <li>Error sum flag The SUM bit is set to "1" when an overrun error, framing error or parity error occurs.</li> </ul>

### NOTES:

1. If an overrun error occurs, the UiRB register is indeterminate. The IR bit in the SiRIC register does not change to "1" (interrupt requested).
2. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2<sup>n</sup> (n=1 to 15).

**Table 16.34 Registers To Be Used and Settings**

Register	Bit	Function
UiTB	0 to 7	Set transmit data
UiRB	0 to 7	Received data can be read
	OER, FER, PER, SUM	Error flags
UiBRG	0 to 7	Set bit rate
UiMR	SMD2 to SMD0	Set to "1012"
	CKDIR	Set to "0"
	STPS	Set to "0"
	PRY	Set to "1" for direct format or "0" for inverse format
	PRYE	Set to "1"
	IOPOL	Set to "0"
UiC0	CLK1 to CLK0	Select count source for the UiBRG register
	CRS	Disabled because CRD=1
	TXEPT	Transfer register empty flag
	CRD	Set to "1"
	NCH	Set to "1"
	CKPOL	Set to "0"
	UFORM	Set to "0" for direct format or "1" for inverse format
UiC1	TE	Set to "1" to enable data transmission
	TI	Transfer buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Set to "1"
	UiRRM	Set to "0"
	UiLCH	Set to "0" for direct format or "1" for inverse format
	UiERE	Set to "1"
UiSMR	0 to 3	Set to "0016"
UiSMR2	0 to 7	Set to "0016"
UiSMR3	0 to 7	Set to "0016"
UiSMR4	0 to 7	Set to "0016"

i=0 to 4

**Table 16.35 Pin Settings in SIM Mode (1)**

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P62	RxD0 input	PS0_2=0	–	PD6_2=0
P63	TxD0 output	PS0_3=1	–	–
P66	RxD1 input	PS0_6=0	–	PD6_6=0
P67	TxD1 output	PS0_7=1	–	–

**Table 16.36 Pin Settings (2)**

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70 <sup>(1)</sup>	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	–
P71 <sup>(1)</sup>	RxD2 input	PS1_1=0	–	–	PD7_1=0

NOTES:

1. P70 and P71 are ports for the N-channel open drain output.

**Table 16.37 Pin Settings (3)**


Port	Function	Setting		
		PS3 Register <sup>(1)</sup>	PSL3 Register	PD9 Register <sup>(1)</sup>
P91	RxD3 input	PS3_1=0	–	PD9_1=0
P92	TxD3 output	PS3_2=1	PSL3_2=0	–
P96	TxD4 output	PS3_6=1	–	–
P97	RxD4 input	PS3_7=0	–	PD9_7=0

NOTES:


1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

Figure 16.29 shows an example of a SIM interface operation. Figure 16.30 shows an example of a SIM interface connection. Connect TxDi to RxDi for a pull-up.

## (1) Transmit Timing



## (2) Receive Timing



## NOTES:

1. Data transmission starts when BRG overflows after a value is set to the UiTB register on the rising edge of the TI bit.
2. Because TxDi and RxDi are connected, a composite waveform, consisting of transmit waveform from TxDi and parity error signal from the receiving end, is generated.
3. Because TxDi and RxDi are connected, a composite waveform, consisting of transmit waveform from the transmitting end and parity error signal from TxDi, is generated.
4. The CNT3 to CNT0 bits in the TCSPR register selects no division ( $n=0$ ) or divide-by- $2n$  ( $n=1$  to 15).

Figure 16.29 SIM Interface Operation




Figure 16.30 SIM Interface Connection

### 16.7.1 Parity Error Signal

#### 16.7.1.1 Parity Error Signal Output Function

When the UiERE bit in the UiC1 register ( $i=0$  to 4) is set to "1", the parity error signal can be output. The parity error signal is output when a parity error is detected upon receiving data. TxDi outputs an "L" signal in the timing shown in Figure 16.31. When reading the UiRB register during a parity error output, the PER bit in the UiRB register is set to "0" and TxDi again outputs an "H" signal simultaneously.

#### 16.7.1.2 Parity Error Signal

To determine whether the parity error signal is output, the port that shares a pin with RxDi is read by using a transmit complete interrupt routine.




Figure 16.31 Parity Error Signal Output Timing (LSB First)

## 16.7.2 Format

### 16.7.2.1 Direct Format

Set the PRYE bit in the UiMR register ( $i=0$  to 4) to "1", the PRY bit to "1", the UFORM bit in the UiC0 register to "0" and the UiLCH bit in the UiC1 register to "0". When data are transmitted, data set in UiTB register are transmitted with the even-numbered parity, starting from D0. When data are received, received data are stored in the UiRB register, starting from D0. The even-numbered parity determines whether a parity error occurs.

### 16.7.2.2 Inverse Format

Set the PRYE bit to "1", the PRY bit to "0", the UFORM bit to "1" and the UiLCH bit to "1". When data are transmitted, values set in the UiTB register are logically inversed and are transmitted with the odd-numbered parity, starting from D7. When data are received, received data are logically inversed to be stored in the UiRB register, starting from D7. The odd-numbered parity determines whether a parity error occurs.




Figure 16.32 SIM Interface Format

## 17. A/D Converter

The A/D converter consists of two 10-bit successive approximation A/D converters, each with a capacitive coupling amplifier.

The result of an A/D conversion is stored into the A/D register corresponding to selected pins.

Table 17.1 lists specifications of the A/D converter. Figure 17.1 shows a block diagram of the A/D converter. Table 17.2 lists the differences between A/D0 and A/D1 conversions, which share the same conversion method. A/D0 and A/D1 can perform conversions simultaneously. Table 17.3 lists settings of the following pins; AN0 to AN7, AN00 to AN07, AN20 to AN27, AN150 to AN157, ANEX0, ANEX1 and  $\overline{\text{ADTRG}}$ . Figures 17.2 to 17.7 show registers associated with the A/D converter.

### NOTE

In this section, the 144-pin package is given as the example.  
The AN150 to AN157 pins are not included in the 100-pin package.

**Table 17.1 A/D Converter Specifications**

Item	Specification
A/D Conversion Method	Successive approximation (with a capacitive coupling amplifier)
Analog Input Voltage <sup>(1)</sup>	0V to AVCC (VCC)
Operating Clock, $\phi_{AD}$ <sup>(2)</sup>	fAD, fAD/2, fAD/3, fAD/4
Resolution	Select from 8 bits or 10 bits
Operating Mode	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat sweep mode 1
Analog Input Pins	34 pins 8 pins each for AN (AN0 to AN7), AN0 (AN00 to AN07), AN2 (AN20 to AN27), AN15 (AN150 to AN157) 2 extended input pins (ANEX0 and ANEX1)
A/D Conversion Start Condition	Software trigger <ul style="list-style-type: none"> <li>The ADST bit in the ADiCON0 (i=0, 1) register is set to "1" (A/D conversion started) by program</li> <li>The PST bit in the AD0CON2 register is set to "1" (A/D0 and A/D1 start a conversion simultaneously) by program</li> </ul> External trigger (re-trigger is enabled) When a falling edge is applied to the $\overline{ADTRG}$ pin after the ADST bit is set to "1" by program Hardware trigger (re-trigger is enabled) One of the following interrupt requests is generated after the ADST bit is set to "1" by program: <ul style="list-style-type: none"> <li>The timer B2 interrupt request of the three-phase motor control timer functions (after the ICTB2 counter completes counting)</li> <li>The intelligent I/O interrupt request Channel 1 in the group 2 (A/D0), channel 1 in the group 3 (A/D1)</li> </ul>
Conversion Rate Per Pin	<ul style="list-style-type: none"> <li>Without the sample and hold function 8-bit resolution : 49 <math>\phi_{AD}</math> cycles 10-bit resolution : 59 <math>\phi_{AD}</math> cycles</li> <li>With the sample and hold function 8-bit resolution : 28 <math>\phi_{AD}</math> cycles 10-bit resolution : 33 <math>\phi_{AD}</math> cycles</li> </ul>

## NOTES:

- Analog input voltage is not affected by the sample and hold function status.
- $\phi_{AD}$  frequency must be under 16 MHz when VCC=5V.  
 $\phi_{AD}$  frequency must be under 10 MHz when VCC=3.3V.  
Without the sample and hold function, the  $\phi_{AD}$  frequency must be 250 kHz or more.  
With the sample and hold function, the  $\phi_{AD}$  frequency must be 1 MHz or more.

**Table 19.2 Difference between A/D0 and A/D1**

Item	A/D0	A/D1
Analog Input Pins <sup>(1)</sup>	AN (AN0 to AN7)	Select from AN0 (AN00 to AN07), AN2 (AN20 to AN27) or AN15 (AN150 to AN157)
Extended Analog Input Pins	ANEX0, ANEX1	Not provided
External Op-Amp <sup>(1)</sup>	Enabled	Disabled
Intelligent I/O used as a Trigger	Channel 1 in group 2	Channel 1 in group 3

## NOTES:

- When the ADS bit in the AD0CON2 register is set to "0" (channel replacement disabled)






Figure 17.1 A/D Converter Block Diagram

**Table 17.3 Pin Settings**

Port Name	Function	Bit and Setting			
		PD10, PD0, PD2, PD15, PD9 <sup>(3)</sup> Registers	PS3 <sup>(3)</sup> , PS9 Registers	PSL3, IPS Registers	PUR0, PUR3, PUR4 Registers
P100	AN0	PD10_0 = 0	-	-	PU30 = 0
P101	AN1	PD10_1 = 0			
P102	AN2	PD10_2 = 0			
P103	AN3	PD10_3 = 0			
P104	AN4	PD10_4 = 0			PU31 = 0
P105	AN5	PD10_5 = 0			
P106	AN6	PD10_6 = 0			
P107	AN7	PD10_7 = 0			
P00	AN0 <sup>(1)</sup>	PD0_0 = 0	-	-	PU00 = 0
P01	AN0 <sup>(1)</sup>	PD0_1 = 0			
P02	AN0 <sup>(1)</sup>	PD0_2 = 0			
P03	AN0 <sup>(1)</sup>	PD0_3 = 0			
P04	AN0 <sup>(1)</sup>	PD0_4 = 0			PU01 = 0
P05	AN0 <sup>(1)</sup>	PD0_5 = 0			
P06	AN0 <sup>(1)</sup>	PD0_6 = 0			
P07	AN0 <sup>(1)</sup>	PD0_7 = 0			
P20	AN20 <sup>(1)</sup>	PD2_0 = 0	-	-	PU04 = 0
P21	AN21 <sup>(1)</sup>	PD2_1 = 0			
P22	AN22 <sup>(1)</sup>	PD2_2 = 0			
P23	AN23 <sup>(1)</sup>	PD2_3 = 0			
P24	AN24 <sup>(1)</sup>	PD2_4 = 0	-	-	PU05 = 0
P25	AN25 <sup>(1)</sup>	PD2_5 = 0			
P26	AN26 <sup>(1)</sup>	PD2_6 = 0			
P27	AN27 <sup>(1)</sup>	PD2_7 = 0			
P150	AN150 <sup>(2)</sup>	PD15_0 = 0	PS9_0 = 0	IPS2 = 1	PU42 = 0
P151	AN151 <sup>(2)</sup>	PD15_1 = 0	PS9_1 = 0		
P152	AN152 <sup>(2)</sup>	PD15_2 = 0	-		
P153	AN153 <sup>(2)</sup>	PD15_3 = 0	-		
P154	AN154 <sup>(2)</sup>	PD15_4 = 0	PS9_4 = 0		PU43 = 0
P155	AN155 <sup>(2)</sup>	PD15_5 = 0	PS9_5 = 0		
P156	AN156 <sup>(2)</sup>	PD15_6 = 0	-		
P157	AN157 <sup>(2)</sup>	PD15_7 = 0	-		
P95	ANEX0	PD9_5 = 0	PS3_5 = 0	PSL3_5 = 1	PU27 = 0
P96	ANEX1	PD9_6 = 0	PS3_6 = 0	PSL3_6 = 1	
P97	ADTRG	PD9_7 = 0	PS3_7 = 0	-	-

**NOTES:**

1. This pin is available in single-chip mode.
2. This pin is provided in the 144-pin package.
3. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.




Figure 17.2 AD0CON0 Register




Figure 17.3 AD0CON1 Register




Figure 17.4 AD0CON2 Register, AD00 to AD07 Registers






Figure 17.5 AD1CON0 Register

**Figure 17.6 AD1CON1 Register**

A/D1 Control Register 2<sup>(1)</sup>

Symbol  
AD1CON2

Address  
01D4<sub>16</sub>


After Reset  
X00X X000<sub>2</sub>

Bit Symbol	Bit Name	Bit name	RW
SMP	A/D Conversion Method Select Bit	0 : Without the sample and hold function 1 : With the sample and hold function	RW
APS0	Analog Input Port Select Bit	b2 b1 0 0 : AN15 <sub>0</sub> to AN15 <sub>7</sub> <sup>(2)</sup> 0 1 : Do not set to this value 1 0 : AN0 <sub>0</sub> to AN0 <sub>7</sub> <sup>(3)</sup> 1 1 : AN2 <sub>0</sub> to AN2 <sub>7</sub> <sup>(3)</sup>	RW
APS1			RW
____ (b4 - b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
TRG0	External Trigger Request Cause Select Bit	b6 b5 0 0 : Selects $\overline{\text{ADTRG}}$ 0 1 : Selects a timer B2 interrupt request of the three-phase motor control timer functions (after the ICTB2 counter completes counting) 1 0 : Selects the Intelligent I/O group 3 channel 1 interrupt 1 1 : Do not set to this value	RW
TRG1			RW
____ (b7)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

## NOTES:

1. When the AD1CON2 register is rewritten during the A/D conversion, the conversion result is indeterminate.
2. AN15<sub>0</sub> to AN15<sub>7</sub> are provided in the 144-pin package.
3. AN0<sub>0</sub> to AN0<sub>7</sub>, AN2<sub>0</sub> to AN2<sub>7</sub> are available in single-chip mode only.

## A/D1 Register j (j=0 to 7)



Symbol	Address	After Reset
AD10 to AD12	01C1 <sub>16</sub> - 01C0 <sub>16</sub> , 01C3 <sub>16</sub> - 01C2 <sub>16</sub> , 01C5 <sub>16</sub> - 01C4 <sub>16</sub>	Indeterminate
AD13 to AD15	01C7 <sub>16</sub> - 01C6 <sub>16</sub> , 01C9 <sub>16</sub> - 01C8 <sub>16</sub> , 01CB <sub>16</sub> - 01CA <sub>16</sub>	Indeterminate
AD16 to AD17	01CD <sub>16</sub> - 01CC <sub>16</sub> , 01CF <sub>16</sub> - 01CE <sub>16</sub>	Indeterminate

Function		RW
8 low-order bits in an A/D conversion result		RO
In 10-bit mode	: 2 high-order bits in an A/D conversion result	RO
In 8-bit mode	: When read, its content is indeterminate.	
Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

Figure 17.7 AD1CON2 Register, AD10 to AD17 Register



## 17.1 Mode Description

### 17.1.1 One-shot Mode

In one-shot mode, analog voltage applied to a selected pin is converted to a digital code once. Table 17.4 lists specifications of one-shot mode.

**Table 17.4 One-shot Mode Specifications**

Item	Specification
Function	Analog voltage, applied to a pin selected by the CH2 to CH0 bits in the ADiCON0 register (i=0, 1), is converted to a digital code once.
Start Condition	<p>When the TRG bit in the ADiCON0 register is set to "0" (software trigger),</p> <ul style="list-style-type: none"> <li>The ADST bit in the ADiCON0 register is set to "1" (A/D conversion starts) by program</li> <li>The PST bit in the AD0CON2 register is set to "1" (A/D0 and A/D1 start a conversion simultaneously) by program</li> </ul> <p>When the TRG bit is set to "1" (external trigger, hardware trigger),</p> <ul style="list-style-type: none"> <li>When a falling edge is applied to the <math>\overline{\text{ADTRG}}</math> pin after the ADST bit is set to "1" by program</li> <li>One of the following interrupt requests is generated after the ADST bit is set to "1" by program: <ul style="list-style-type: none"> <li>The timer B2 interrupt request of three-phase motor control timer functions (after the ICTB2 counter completes counting) is generated</li> <li>The intelligent I/O interrupt request is generated</li> <li>Channel 1 in the group 2 (A/D0), channel 1 in the group 3 (A/D1)</li> </ul> </li> </ul>
Stop Condition	<ul style="list-style-type: none"> <li>A/D conversion is completed (the ADST bit is set to "0" when the internal trigger is selected)</li> <li>The ADST bit is set to "0" (A/D conversion stopped) by program</li> </ul>
Interrupt Request Generation Timing	A/D conversion is completed
Analog Voltage Input Pins	<p>Select one pin from AN0 to AN7, ANEX0, or ANEX1</p> <p>Select one pin from ANj0 to ANj7, (j=0, 2, 15)</p>
Reading of A/D Conversion Result	The ADik register (k=0 to 7) corresponding to selected pin

### 17.1.2 Repeat Mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 17.5 lists specifications of repeat mode.

**Table 17.5 Repeat Mode Specifications**

Item	Specification
Function	Analog voltage, applied to a pin selected by the CH2 to CH0 bits in the ADiCON0 register (i=0, 1), is converted to a digital code once.
Start Condition	Same as one-shot mode
Stop Condition	The ADST bit in the ADiCON0 register is set to "0" (A/D conversion stopped) by program
Interrupt Request Generation Timing	Not generated
Analog Voltage Input Pins	<p>Select one pin from AN0 to AN7, ANEX0, or ANEX1</p> <p>Select one pin from ANj0 to ANj7 (j=0, 2, 15)</p>
Reading of A/D Conversion Result	The ADik register (k=0 to 7) corresponding to selected pins

### 17.1.3 Single Sweep Mode

In single sweep mode, analog voltage that is applied to selected pins is converted one-by-one to a digital code. Table 17.6 lists specifications of single sweep mode.

**Table 17.6 Single Sweep Mode Specifications**

Item	Specification
Function	Analog voltage, applied to pins selected by the SCAN1 to SCAN0 bits in the ADiCON0 register (i=0, 1), are converted one-by-one to a digital code
Start Condition	Same as one-shot mode
Stop Condition	<ul style="list-style-type: none"> <li>• A/D conversion is completed (the ADST bit in the ADiCON0 register is set to "0" when the internal trigger is selected)</li> <li>• The ADST bit is set to "0" (A/D conversion stopped) by program</li> </ul>
Interrupt Request Generation Timing	Sweep operation is completed
Analog Voltage Input Pins	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins) Select from ANj0 (j=0, 2, 15) to ANj1 (2 pins), ANj0 to ANj3 (4 pins), ANj0 to ANj5 (6 pins), or ANj0 to ANj7 (8 pins)
Reading of A/D Conversion Result	The ADik register (k=0 to 7) corresponding to selected pins

### 17.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltage applied to selected pins is repeatedly converted to a digital code. Table 17.7 lists specifications of repeat sweep mode 0.

**Table 17.7 Repeat Sweep Mode 0 Specifications**

Item	Specification
Function	Analog voltage, applied to pins selected by the SCAN1 to SCAN0 bits in the ADiCON0 register (i=0, 1), are repeatedly converted to a digital code
Start Condition	Same as one-shot mode
Stop Condition	The ADST bit in the ADiCON0 register is set to "0" (A/D conversion stopped) by program
Interrupt Request Generation Timing	Not generated
Analog Voltage Input Pins	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins) Select from ANj0 (j=0, 2, 15) to ANj1 (2 pins), ANj0 to ANj3 (4 pins), ANj0 to ANj5 (6 pins), or ANj0 to ANj7 (8 pins)
Reading of A/D Conversion Result	The ADik register (k=0 to 7) corresponding to selected pins

### 17.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage selectively applied to eight pins is repeatedly converted to a digital code. Table 17.8 lists specifications of repeat sweep mode 1.

**Table 17.8 Repeat Sweep Mode 1 Specifications**

Item	Specification
Function	Analog voltage selectively applied to 8 pins selected by the SCAN1 to SCAN0 bits in the ADiCON1 register (i=0,1) is repeatedly converted to a digital code. e.g., When ANj0 is selected (j =none, 0, 2, 15), analog voltage is converted to a digital code in the following order: ANj0 → ANj1 → ANj0 → ANj2 → ANj0 → ANj3 ..... etc.
Start Condition	Same as one-shot mode
Stop Condition	The ADST bit in the ADiCON1 register is set to "0" (A/D conversion stopped) by program
Interrupt Request Generation Timing	Not generated
Analog Voltage Input Pins	ANj0 to ANj7 (8 pins)
Prioritized Pins	Select from AN0, AN0 to AN1 (2 pins), AN0 to AN2 (3 pins), or AN0 to AN3 (4 pins) Select from ANj0 (j=0, 2, 15), ANj0 to ANj1 (2 pins), ANj0 to ANj2 (3 pins), or ANj0 to ANj3 (4 pins)
Reading of A/D Conversion Result	The ADik register (k=0 to 7) corresponding to selected pins

## 17.2 Function

### 17.2.1 Resolution Select Function

The BITS bit in the ADiCON1 (i=0, 1) register determines the resolution. When the BITS bit is set to "1" (10-bit precision), the A/D conversion result is stored into bits 0 to 9 in the ADij register (j = 0 to 7). When the BITS bit is set to "0" (8-bit precision), the A/D conversion result is stored into bits 0 to 7 in the ADij register.

### 17.2.2 Sample and Hold

When the SMP bit in the ADiCON2 register is set to "1" (with the sample and hold function), A/D conversion rate per pin increases to 28  $\phi_{AD}$  cycles for 8-bit resolution and 33  $\phi_{AD}$  cycles for 10-bit resolution. The sample and hold function is available in all operating modes. Start the A/D conversion after selecting whether the sample and hold circuit is to be used or not.

### 17.2.3 Trigger Select Function

The TRG bit in the ADiCON0 register and the TRG1 to TRG0 bits in the ADiCON2 register determine the trigger to start the A/D conversion. Table 17.9 lists settings of the trigger select function.

**Table 17.9 Trigger Select Function Settings**

Bit and Setting		Trigger
ADiCON0 Register	ADiCON2 Register	
TRG = 0	-	Software trigger The A/Di starts the A/D conversion when the ADST bit in the ADiCON0 register is set to "1"
	-	Two-circuit simultaneous start A/D0 and A/D1 start the A/D conversion simultaneously when the PST bit in the AD0CON2 register is set to "1" by program (Refer to 17.2.4 Two-Circuit Simultaneous Start)
TRG = 1 <sup>(1)</sup>	TRG1 to TRG0 = 002	External trigger <sup>(2)</sup> Falling edge of a signal applied to $\overline{\text{ADTRG}}$
	TRG1 to TRG0 = 012	Hardware trigger <sup>(2)</sup> The timer B2 interrupt request of three-phase motor control timer functions (after the ICTB2 counter completes counting)
	TRG1 to TRG0 = 102	Hardware trigger <sup>(2)</sup> The intelligent I/O interrupt request is generated Channel 1 in the group 2 (A/D0), channel 1 in the group 3 (A/D1)

i = 0,1

**NOTES:**

1. The A/Di starts the A/D conversion when the ADST bit is set to "1" (A/D conversion started) and a trigger is generated.
2. The A/D conversion is restarted if an external trigger or a hardware trigger is inserted during an A/D conversion. (The A/D conversion in process is aborted.)

**17.2.4 Two-Circuit Simultaneous Start (Software Trigger)**

A/D0 and A/D1 start simultaneously when the PST bit in the AD0CON2 register is set to "1" (two-circuit simultaneous start).

Do not set the PST bit to "1" while either A/D0 or A/D1 is performing an A/D conversion, or if the TRG bit is set "1" (external trigger).

Do not set the ADST bit to "1" (A/D conversion started) when using the PST bit.

**17.2.5 Pin Input Replacement Function**

When the ADS bit in the AD0CON2 register is set to "1" (channel replacement enabled), channels of the A/D0 can be replaced with channels of the A/D1 and vice versa.

Voltage applied to the ANj (j = 0 to 7) pin is converted to digital code in the A/D1 and the conversion result is stored into the AD1j register. Voltage applied to the AN0j, AN2j or AN15j pin is converted to digital code in the A/D0 and the conversion results are stored into the AD0j register.

To set the ADS bit to "1", set the MD1 to MD0 bits in the AD0CON0 register to "002" (one-shot mode) or "012" (repeat mode). Single sweep, repeat sweep 0, and repeat sweep 1 modes cannot be used. Set the OPA1 to OPA0 bits in the AD0CON1 register to "002" (no ANEX0 and ANEX1 used). Set the same value to both AD0CON0 register and AD1CON0 register, and to both AD0CON1 register and AD1CON1 register.

### 17.2.6 Extended Analog Input Pins

In one-shot mode and repeat mode, the ANEX0 and ANEX1 pins can be used as analog input pins. The OPA1 to OPA0 bits in the AD0CON1 register select which pins to use as analog input pins. An A/D conversion result for the ANEX0 pin is stored into the AD00 register. The result for the ANEX1 pin is stored into the AD01 register.

### 17.2.7 External Operation Amplifier (Op-Amp) Connection Mode

In external op-amp connection mode, multiple analog voltage can be amplified by one external op-amp using extended analog input pins ANEX0 and ANEX1.


When the OPA1 to OPA0 bits in the AD0CON1 register are set to "112" (external op-amp connection), voltage applied to the AN0 to AN7 pins are output from ANEX0. Amplify this output signal by an external op-amp and apply it to ANEX1.

Analog voltage applied to ANEX1 is converted to a digital code and the A/D conversion result is stored into the corresponding AD<sub>ij</sub> register (i=0, 1; j=0 to 7). A/D conversion rate varies depending on the response of the external op-amp. Do not connect the ANEX0 pin to the ANEX1 pin directly.

Figure 17.8 shows an example of an external op-amp connection.

### Table 17.10 Extended Analog Input Pin Settings

AD0CON1 Register		ANEX0 Function	ANEX1 Function
OPA1	OPA0		
0	0	Not used	Not used
0	1	P95 as an analog input	Not used
1	0	Not used	P96 as an analog input
1	1	Output to an external op-amp	Input from an external op-amp



### Figure 17.8 External Op-Amp Connection

### 17.2.8 Power Consumption Reducing Function

When the A/D converter is not used, the VCUT bit in the ADiCON1 register ( $i=0, 1$ ) isolates the resistor ladder of the A/D converter from the reference voltage input pin (VREF). Power consumption is reduced by shutting off any current flow into the resistor ladder from the VREF pin.

When using the A/D converter, set the VCUT bit to "1" (VREF connection) before setting the ADST bit in the ADiCON0 register to "1" (A/D conversion started). Do not set the ADST bit and VCUT bit to "1" simultaneously, nor set the VCUT bit to "0" (no VREF connection) during the A/D conversion. The VCUT bit does not affect the VREF performance of the D/A converter.

### 17.2.9 Analog Input Pin and External Sensor Equivalent Circuit

Figure 17.9 shows an example of the analog input pin and external sensor equivalent circuit.




Figure 17.9 Analog Input Pin and External Sensor Equivalent Circuit

## 18. D/A Converter

The D/A converter consists of two separate 8-bit R-2R ladder D/A converters.

Digital code is converted to an analog voltage when a value is written to the corresponding DAI registers (i=0,1). The DAI<sub>E</sub> bit in the DACON register determines whether the D/A conversion result is output or not.

Set the DAI<sub>E</sub> bit to "1" (output enabled) to disable a pull-up of a corresponding port.

Output analog voltage (V) is calculated from value n (n=decimal) set in the DAI register.

$$V = \frac{V_{REF} \times n}{256} \quad (n = 0 \text{ to } 255)$$

V<sub>REF</sub> : reference voltage (not related to VCUT bit setting in the ADiCON1 register)

Table 18.1 lists specifications of the D/A converter. Table 18.2 lists pin settings of the DA0 and DA1 pins. Figure 18.1 shows a block diagram of the D/A converter. Figure 18.2 shows the D/A control register. Figure 18.3 shows a D/A converter equivalent circuit.

When the D/A converter is not used, set the DAI register to "0016" and the DAI<sub>E</sub> bit to "0" (output disabled).

**Table 18.1 D/A Converter Specifications**


Item	Specification
D/A Conversion Method	R-2R
Resolution	8 bits
Analog Output Pin	2 channels

**Table 18.2 Pin Settings**


Port	Function	Bit and Setting		
		PD9 Register <sup>(1)</sup>	PS3 Register <sup>(1)</sup>	PSL3 Register
P93	DA0 output	PD9_3=0	PS3_3=0	PSL3_3=1
P94	DA1 output	PD9_4=0	PS3_4=0	PSL3_4=1

**NOTES:**

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

**Figure 18.1 D/A Converter**





## 19. CRC Calculation

The CRC (Cyclic Redundancy Check) calculation detects an error in data blocks. A generator polynomial of CRC\_CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) generates CRC code.

The CRC code is a 16-bit code generated for a block of data of desired length. This block of data is in 8-bit units. The CRC code is set in the CRCD register every time one-byte data is transferred to the CRCIN register after a default value is written to the CRCD register. CRC code generation for one-byte data is completed in two cycles.

Figure 19.1 shows a block diagram of a CRC circuit. Figure 19.2 shows registers related to CRC. Figure 19.3 shows an example of the CRC calculation.




Figure 19.1 CRC Calculation Block Diagram




Figure 19.2 CRCD Register and CRCIN Register

### CRC Calculation and Setup Procedure to Generate CRC Code for "80C416"

#### ○ CRC Calculation for M32C


CRC Code : a remainder of a division,  $\frac{\text{value of the CRCIN register with inversed bit position}}{\text{generation polynomial}}$

Generation Polynomial :  $X^{16} + X^{12} + X^5 + 1$  (1 0001 0000 0010 0001<sub>2</sub>)

#### ○ Setting Steps


(1) Inverse a bit position of "80C416" per byte by program

"8016" → "0116", "C416" → "2316"

(2) Set "000016" (default value) →  CRCD register


(3) Set "0116" →  CRCIN register

Bit position of the CRC code for "8016" (918816) is inversed to "118916", which is stored into the CRCD register in 3rd cycle.

 118916 CRCD register

(4) Set "2316" →  CRCIN register

Bit position of the CRC code for "80C416" (825016) is inversed to "0A4116", which is stored into the CRCD register in 3rd cycle.

 0A4116 CRCD register

#### ○ Details of CRC Calculation

As shown in (3) above, bit position of "0116" (000000012) written to the CRCIN register is inversed and becomes "10000002".

Add "1000 0000 0000 0000 0000 0002", as "10000002" plus 16 digits, to "000016" as the default value of the CRCD register to perform the modulo-2 division.

$$\begin{array}{r}
 \text{generation polynomial } 1\ 0001\ 0000\ 0010\ 0001 \overline{) 1000\ 0000\ 0000\ 0000\ 0000\ 0000} \leftarrow \text{data} \\
 \underline{1000\ 1000\ 0001\ 0000\ 1} \\
 1000\ 0001\ 0000\ 1000\ 0 \\
 \underline{1000\ 1000\ 0001\ 0000\ 1} \\
 1001\ 0001\ 1000\ 1000
 \end{array}$$

CRC code

Modulo-2 Arithmetic is calculated on the law below.

$$\begin{aligned}
 0 + 0 &= 0 \\
 0 + 1 &= 1 \\
 1 + 0 &= 1 \\
 1 + 1 &= 0 \\
 -1 &= 1
 \end{aligned}$$

"0001 0001 1000 1001<sub>2</sub> (118916)", the remainder "1001 0001 1000 1000<sub>2</sub> (918816)" with inversed bit position, can be read from the CRCD register.

When going on to (4) above, "2316 (001000112)" written in the CRCIN register is inversed and becomes "110001002".

Add "1100 0100 0000 0000 0000 0002", as "110001002" plus 16 digits, to "1001 0001 1000 1000<sub>2</sub>" as a remainder of (3) left in the CRCD register to perform the modulo-2 division.


"0000 1010 0100 0001<sub>2</sub> (0A4116)", the remainder with inversed bit position, can be read from CRCD register.

Figure 19.3 CRC Calculation

## 20. XY Conversion

The XY conversion rotates a 16 x 16 matrix data by 90 degrees and inverses high-order bits and low-order bits of a 16-bit data. Figure 20.1 shows the XYC register.

The 16-bit XiR register (i=0 to 15) and 16-bit YjR register (j=0 to 15) are allocated to the same address. The XiR register is a write-only register, while the YjR register is a read-only register. Access the XiR and YjR register from an even address in 16-bit units. Performance cannot be guaranteed if the XiR and YiR registers are accessed in 8-bit units.




**Figure 20.1** XYC Register

The XYC0 bit in the XYC register determines how to read the YjR register.


By reading the YjR register when the XYC0 bit is set to "0" (data conversion), bit j in the X0R to X15R registers can be read simultaneously.

For example, bit 0 in the X0R register can be read if reading bit 0 in the Y0R register, bit 0 in the X1R register if reading bit 1 in the Y0R register..., bit 0 in the X14R register if reading bit 14 in the Y0R register and bit 0 in the X15R register if reading bit 15 in the Y0R register.

Figure 20.2 shows a conversion table when the XYC0 bit is set to "0". Figure 20.3 shows an example of the XY conversion.




**Figure 20.2 Conversion Table when Setting the XYC0 Bit to "0"**



**Figure 20.3 XY Conversion**

By reading the YjR register when the XYC0 bit in the XYC register is set to "1" (no data conversion), the value written to the XiR register can be read directly. Figure 20.4 shows the conversion table when the XYC0 bit is set to "1."




**Figure 20.4 Conversion Table when Setting the XYC0 Bit to "1"**

The XYC1 bit in the XYC register selects bit alignment of the value in the XiR register.

By writing to the XiR register while the XYC1 bit is set to "0" (no bit alignment conversion), bit alignment is written as is. By writing to the XiR register while the XYC1 bit is set to "1" (bit sequence replaced), bit alignment is written inversed.

Figure 20.5 shows a conversion table when the XYC1 bit is set to "1".



**Figure 20.5 Conversion Table when Setting the XYC1 Bit to "1"**

## 21. Intelligent I/O

The intelligent I/O is a multifunctional I/O port for time measurement, waveform generation, clock synchronous serial I/O, clock asynchronous serial I/O (UART), IEBus<sup>(1)</sup> communications, HDLC data processing and more.

The intelligent I/O consists of four groups. Each group has one 16-bit base timer for free-running operation, eight 16-bit registers for time measurement and waveform generation and two 8-bit shift registers (or one 16-bit shift register) for communications.

Table 21.1 lists functions and channels of the intelligent I/O.

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.

**Table 21.1 Intelligent I/O Functions and Channels**

Function	Group 0	Group 1	Group 2	Group 3	Group 0, 1 cascaded
Time Measurement <sup>(1)</sup>	8 channels (3 channels) <sup>(2)</sup>	4 channels (2 channels)	Not Available	Not Available	8 channels (3 channels)
	Digital Filter	4 channels (2 channels)			8 channels (3 channels)
	Trigger Input Prescaler	2 channels			2 channels
	Trigger Input Gate	2 channels			2 channels
Waveform Generation	4 channels (2 channels)	8 channels (3 channels)	8 channels (3 channels)	8 channels (2 channels)	8 channels (3 channels)
	Single-phase Waveform Output	Available	Available	Available	Available
	Phase-delayed Waveform Output				
	SR Waveform Output				
	Bit Modulation PWM Mode	Not Available	Not Available	Not Available	Not Available
	RTP Mode				
Parallel RTP Mode					
Communication	8 bits fixed		Variable	8 or 16 bits	Not Available
	Clock Synchronous Serial I/O Mode	Available	Available	Available	Not Available
	UART Mode		Not Available	Not Available	
	HDLC Data Processing Mode				
IEBus Mode	Not Available		Available		

NOTES:

1. Time measurement function and waveform generation function share pins
2. The number of channels available in the 100-pin package are indicated in parentethese ( ).

The time measurement function and waveform generation function can be selected for each channel.

The communication function is available by a combination of multiple channels.

Figures 21.1 to 21.4 show block diagram of the intelligent I/O groups 0 to 3.




Figure 21.1 Intelligent I/O Group 0 Block Diagram







Figure 21.2 Intelligent I/O Group 1 Block Diagram



**Figure 21.3 Intelligent I/O Group 2 Block Diagram**




Figure 21.4 Intelligent I/O Group 3 Block Diagram

Figures 21.5 to 21.15 show registers associated with the intelligent I/O base timer, the time measurement function and waveform generation function. (For registers associated with the communication function, see Figures 21.32 to 21.38, Figures 21.42 to 21.45, Figures 21.47 to 21.49.)

### Group i Base Timer Register (i=0 to 3)<sup>(2)</sup>

<div><div>b15b8b7b0</div><div></div></div>	<table><tr><td>Symbol</td><td>Address</td><td>After Reset</td></tr><tr><td>G0BT,G1BT</td><td>00E1<sub>16</sub> - 00E0<sub>16</sub>, 0121<sub>16</sub> - 0120<sub>16</sub></td><td>Indeterminate</td></tr><tr><td>G2BT,G3BT</td><td>0161<sub>16</sub> - 0160<sub>16</sub>, 01A1<sub>16</sub> - 01A0<sub>16</sub></td><td>Indeterminate</td></tr></table>	Symbol	Address	After Reset	G0BT,G1BT	00E1 <sub>16</sub> - 00E0 <sub>16</sub> , 0121 <sub>16</sub> - 0120 <sub>16</sub>	Indeterminate	G2BT,G3BT	0161 <sub>16</sub> - 0160 <sub>16</sub> , 01A1 <sub>16</sub> - 01A0 <sub>16</sub>	Indeterminate	
Symbol	Address	After Reset									
G0BT,G1BT	00E1 <sub>16</sub> - 00E0 <sub>16</sub> , 0121 <sub>16</sub> - 0120 <sub>16</sub>	Indeterminate									
G2BT,G3BT	0161 <sub>16</sub> - 0160 <sub>16</sub> , 01A1 <sub>16</sub> - 01A0 <sub>16</sub>	Indeterminate									
	<table><tr><th>Function</th><th>Setting Range</th><th>RW</th></tr><tr><td><ul style="list-style-type: none"><li>When the base timer is counting: When read, the value of the counter can be read. When write, the counter starts counting from the value written. When the base timer is reset, the GiBT register is set to "0000<sub>16</sub>"<sup>(1)</sup>.</li><li>When the base timer is reset: The GiBT register is set to "0000<sub>16</sub>" but the value is indeterminate. No value is written<sup>(1)</sup>.</li></ul></td><td>0000<sub>16</sub> to FFFF<sub>16</sub></td><td>RW</td></tr></table>	Function	Setting Range	RW	<ul style="list-style-type: none"><li>When the base timer is counting: When read, the value of the counter can be read. When write, the counter starts counting from the value written. When the base timer is reset, the GiBT register is set to "0000<sub>16</sub>"<sup>(1)</sup>.</li><li>When the base timer is reset: The GiBT register is set to "0000<sub>16</sub>" but the value is indeterminate. No value is written<sup>(1)</sup>.</li></ul>	0000 <sub>16</sub> to FFFF <sub>16</sub>	RW				
Function	Setting Range	RW									
<ul style="list-style-type: none"><li>When the base timer is counting: When read, the value of the counter can be read. When write, the counter starts counting from the value written. When the base timer is reset, the GiBT register is set to "0000<sub>16</sub>"<sup>(1)</sup>.</li><li>When the base timer is reset: The GiBT register is set to "0000<sub>16</sub>" but the value is indeterminate. No value is written<sup>(1)</sup>.</li></ul>	0000 <sub>16</sub> to FFFF <sub>16</sub>	RW									

#### NOTES:

- Each base timer stops only when the BCK1 to BCK0 bits in the GiBCR0 register are set to "00<sub>2</sub>" (clock stopped). The base timer counts when the BCK1 to BCK0 bits are set to a value other than "00<sub>2</sub>". When the BTIS bit in the BTSR register and the BTS bit in the GiBCR1 register are set to "0", the base timer is reset continually, remaining set to "0000<sub>16</sub>". This, in effect, places the base timer in a "no counting" state. When either BTIS bit or BTS bit is set to "1", this state is cleared and counting starts.
- The GiBT register reflects the value of the base timer with a delay of one half fBTi cycle.

### Group i Base Timer Control Register 0 (i=0 to 3)<sup>(1)</sup>


b7b6b5b4b3b2b1b0								Symbol	Address	After Reset
								G0BCR0 to G3BCR0	00E2 <sub>16</sub> , 0122 <sub>16</sub> , 0162 <sub>16</sub> , 01A2 <sub>16</sub>	00 <sub>16</sub>

#### NOTES:

- When the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement, waveform generation function), set the G0BCR0 register and G1BCR0 register to the same value.
- This setting can be used only when the UD1 to UD0 bits in the GjBCR1 register (j=0, 1) of group 0 or 1 are set to "10<sub>2</sub>" (two-phase signal processing mode). Do not set the BCK1 to BCK0 bits to "10<sub>2</sub>" in other modes or in group 2 or 3.

Figure 21.5 G0BT to G3BT Register and G0BCR0 to G3BCR0 Register

## Group i Base Timer Control Register 1 (i=0,1)



Symbol

G0BCR1, G1BCR1

Address

00E3<sub>16</sub>, 0123<sub>16</sub>

After Reset

00<sub>16</sub>

Bit Symbol	Bit Name	Function	RW
RST0	Base Timer Reset Cause Select Bit 0	0: The base timer is not reset by synchronizing with the base timer reset 1: The base timer is reset by synchronizing with the base timer reset <sup>(1)</sup>	RW
RST1	Base Timer Reset Cause Select Bit 1	0: The base timer is not reset by matching with the GiPO0 register 1: The base timer is reset by matching with the GiPO0 register <sup>(2)</sup>	RW
RST2	Base Timer Reset Cause Select Bit 2	0: The base timer is not reset by applying "L" to the INTi pin 1: The base timer is reset by applying "L" to the INTi pin <sup>(3)</sup>	RW
— (b3)	Reserved Bit	Set to "0"	RW
BTS	Base Timer Start Bit <sup>(5, 6)</sup>	0: Base timer is reset 1: Base timer starts counting	RW
UD0	Counter Increment/ Decrement Control Bit	b6b5 0 0 : Counter increment mode 0 1 : Counter increment/decrement mode 1 0 : Two-phase pulse signal processing mode <sup>(7)</sup> 1 1 : Do not set to this value	RW
UD1			RW
CAS	Groups 0 and 1 Cascaded Connection Function Select Bit	0: 16-bit time measurement or waveform generation function 1: 32-bit time measurement or waveform generation function <sup>(4)</sup>	RW

## NOTES:

1. In group 0, the base timer is reset by synchronizing with the group 1 base timer reset. In group 1, the base timer is reset by synchronizing with the group 0 base timer reset.
2. The base timer is reset two f<sub>BTI</sub> clock cycles after the base timer matches the value set in the GiPO0 register. (See Figure 21.13 for details on the GiPO0 register.) When the RST1 bit is set to "1", the value of the GiPOj register (j=1 to 7) for the waveform generation function and communication function must be set to a smaller value than that of the GiPO0 register.
3. In group 0, the base timer is reset when "L" is applied to the INT0 pin. In group 1, the base timer is reset when "L" is applied to the INT1 pin.
4. When the CAS bit is set to "1" (32-bit time measurement, waveform generation function), set the G0BCR1 register to "81<sub>16</sub>" and the G1BCR1 register to "1000 0XX0<sub>2</sub>".
5. When starting the group 0 or 1 base timer separately, set the BTS bit to "1" after the BTkS bit (k=0 to 1) in the B TSR register is set to "0".
6. When starting the base timers in multiple groups simultaneously, use the B TSR register. Set the BTS bit to "0".
7. In two-phase pulse signal processing mode, the base timer is not reset, even when the RST1 bit is set to "1", if the counter is decremented two clock cycles after the base timer matches the value set in the GiPO0 register.

Figure 21.6 G0BCR1 and G1BCR1 Registers

## Group 2 Base Timer Control Register 1

<div><div>b7b6b5b4b3b2b1b0</div><div><div>00</div><div></div><div>0</div><div></div><div></div><div></div></div></div>								Symbol	Address	After Reset	
								G2BCR1	0163 <sub>16</sub>	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								RST0	Base Timer Reset Cause Select Bit 0	0 : The base timer is not reset by synchronizing with the group 1 base timer reset 1 : The base timer is reset by synchronizing with the group 1 base timer reset	RW
								RST1	Base Timer Reset Cause Select Bit 1	0 : The base timer is not reset by matching with the G2PO0 register 1 : The base timer is reset by matching with the G2PO0 register <sup>(1)</sup>	RW
								RST2	Base Timer Reset Cause Select Bit 2	0 : The base timer is not reset by a reset request from the communication function 1 : The base timer is reset by a reset request from the communication function	RW
								____ (b3)	Reserved Bit	Set to "0"	RW
								BTS	Base Timer Start Bit <sup>(3, 4)</sup>	0 : Base timer is reset 1 : Base timer starts counting	RW
								____ (b6 - b5)	Reserved Bit	Set to "0"	RW
								PRP	Parallel Real-Time Port Function Select Bit <sup>(2)</sup>	0 : RTP output mode 1 : Parallel RTP output mode	RW

## NOTES:

1. The base timer is reset two fBT2 clock cycles after the base timer matches the value set in the G2PO0 register. (See Figure 21.13 for details on the G2PO0 register.) When the RST1 bit is set to "1", the value of the G2POi register (i=1 to 7), for the waveform generation function and communication function, must be set to a smaller value than that of the G2PO0 register.
2. The PRP bit is valid when the RTP bit in the G2POCRi register is set to "1" (not used)
3. When starting the group 2 base timer, set the BTS bit to "1" after the BT2S bit in the BTSR register is set to "0".
4. When starting the base timers in multiple groups simultaneously, use the BTSR register. Set the BTS bit to "0".

Figure 21.7 G2BCR1 Register

## Group 3 Base Timer Control Register 1

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
	0	0		0				G3BCR1	01A3 <sub>16</sub>	00 <sub>16</sub>

## NOTES:

1. The base timer is reset after two f<sub>BT3</sub> clock cycles after the base timer matches the value set in the G3PO0 register. (See Figure 21.13 for details on the G3PO0 register.) When the RST1 bit is set to "1", the value of the G3POi register (i=1 to 7), for the waveform generation function and communication function, must be set to a smaller value than that of the G2PO0 register.
2. The PRP bit is valid when the RTP bit in the G3POCRi register is set to "1" (not used)
3. When starting the group 3 base timer, set the BTS bit to "1" after the BT3S bit in the BTSR register is set to "0".
4. When starting the base timers in multiple groups simultaneously, use the BTSR register. Set the BTS bit to "0".

Figure 21.8 G3BCR1 Register

Base Timer Start Register<sup>(1, 2)</sup>

	Symbol BTSR	Address 0164 <sub>16</sub>	After Reset XXXX 0000 <sub>2</sub>																								
	<table border="1"> <thead> <tr> <th>Bit Symbol</th><th>Bit Name</th><th>Function</th><th>RW</th></tr> </thead> <tbody> <tr> <td>BT0S</td><td>Group 0 Base Timer Start Bit</td><td>0 : Base timer reset 1 : Base timer starts counting</td><td>RW</td></tr> <tr> <td>BT1S</td><td>Group 1 Base Timer Start Bit</td><td>0 : Base timer reset 1 : Base timer starts counting</td><td>RW</td></tr> <tr> <td>BT2S</td><td>Group 2 Base Timer Start Bit</td><td>0 : Base timer reset 1 : Base timer starts counting</td><td>RW</td></tr> <tr> <td>BT3S</td><td>Group 3 Base Timer Start Bit</td><td>0 : Base timer reset 1 : Base timer starts counting</td><td>RW</td></tr> <tr> <td>— (b7 - b4)</td><td colspan="2">Nothing is assigned. When write, set to "0". When read, its content is indeterminate.</td><td>—</td></tr> </tbody> </table>	Bit Symbol	Bit Name	Function	RW	BT0S	Group 0 Base Timer Start Bit	0 : Base timer reset 1 : Base timer starts counting	RW	BT1S	Group 1 Base Timer Start Bit	0 : Base timer reset 1 : Base timer starts counting	RW	BT2S	Group 2 Base Timer Start Bit	0 : Base timer reset 1 : Base timer starts counting	RW	BT3S	Group 3 Base Timer Start Bit	0 : Base timer reset 1 : Base timer starts counting	RW	— (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—		
Bit Symbol	Bit Name	Function	RW																								
BT0S	Group 0 Base Timer Start Bit	0 : Base timer reset 1 : Base timer starts counting	RW																								
BT1S	Group 1 Base Timer Start Bit	0 : Base timer reset 1 : Base timer starts counting	RW																								
BT2S	Group 2 Base Timer Start Bit	0 : Base timer reset 1 : Base timer starts counting	RW																								
BT3S	Group 3 Base Timer Start Bit	0 : Base timer reset 1 : Base timer starts counting	RW																								
— (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—																								

## NOTES:

- Set registers as follows before using the intelligent I/O:

- (1) Set the G2BCR0 register to supply the clock to the group 2 base timer
- (2) Set all BT0S to BT3S bits in the BTSR register to "0" (base timer reset)
- (3) Set other registers associated with the intelligent I/O

The BTiS bit (i=0 to 3) allows the base timers in multiple groups to start counting simultaneously. When starting the base timers separately, set the BTiS bit to "0" before setting the BTS bit in the GiBCR1 register.

- Use the following procedure to start base timers in multiple groups simultaneously (including groups 1 and 2 cascaded connections). This procedure is not required when starting the base timers individually.

- Set the BCK1 to BCK0 bits and DIV4 to DIV0 bits in the GiBCR0 register (i=0 to 3) of the groups to be started simultaneously, to the same value.
- After the BCK1 to BCK0 bits or DIV4 to DIV0 bits are changed, use the following procedure to start the base timer twice.

- (1) Set the BTiS bit in the BTSR register to "1" (base timer starts counting).
- (2) Set the BTiS bit to "0" (base timer stops counting) after one f<sub>BTi</sub> clock cycle.
- (3) After waiting at least one additional f<sub>BTi</sub> clock cycle, set the BTiS bit to "1" (base timer starts counting).

Figure 21.9 BTSR Register



### Group i Time Measurement Control Register j (i=0,1; j=0 to 7)<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
								G0TMCR0 to G0TMCR3	00D8 <sub>16</sub> , 00D9 <sub>16</sub> , 00DA <sub>16</sub> , 00DB <sub>16</sub>	00 <sub>16</sub>
								G0TMCR4 to G0TMCR7	00DC <sub>16</sub> , 00DD <sub>16</sub> , 00DE <sub>16</sub> , 00DF <sub>16</sub>	00 <sub>16</sub>
								G1TMCR0 to G1TMCR3	0118 <sub>16</sub> , 0119 <sub>16</sub> , 011A <sub>16</sub> , 011B <sub>16</sub>	00 <sub>16</sub>
								G1TMCR4 to G1TMCR7	011C <sub>16</sub> , 011D <sub>16</sub> , 011E <sub>16</sub> , 011F <sub>16</sub>	00 <sub>16</sub>

Bit Symbol	Bit Name	Function	RW
CTS0	Time Measurement Trigger Select Bit	b1 b0 0 0 : No time measurement 0 1 : Rising edge 1 0 : Falling edge 1 1 : Both edges	RW
CTS1			RW
DF0	Digital Filter Function Select Bit	b3 b2 0 0 : No digital filter 0 1 : Do not set to this value 1 0 : f <sub>BT</sub> 1 1 : f <sub>1</sub>	RW
DF1			RW
GT	Gate Function Select Bit <sup>(2, 4)</sup>	0 : Gate function is not used 1 : Gate function is used	RW
GOC	Gate Function Clear Select Bit <sup>(2, 3, 5)</sup>	0 : Not cleared 1 : The gate is cleared when the base timer matches the GiPOk register	RW
GSC	Gate Function Clear Bit <sup>(2, 3)</sup>	The gate is cleared by setting the GSC bit to "1"	RW
PR	Prescaler Function Select Bit <sup>(2)</sup>	0 : Not used 1 : Used	RW

#### NOTES:

1. If the CAS bit in the GiBCR1 register is set to "0" (16-bit time measurement function), the G1TMCR0 and G1TMCR3 to G1TMCR5 registers cannot be used. When write, set these registers to "00<sub>16</sub>". If the CAS bit is set to "1" (32-bit time measurement function), set the same values in the G0TMCRj and G1TMCRj registers.
2. These bits are in the GiTMCR6 and GiTMCR7 registers.  
Set all bits 4 to 7 in the GiTMCR0 to GiTMCR5 registers to "0".
3. These bits are enabled only when the GT bit is set to "1"
4. If the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement function), set the GT bit to "0". The gate function cannot be used.
5. The GOC bit is set to "0" after the gate function is cleared. See Figure 18.13 for details on the GiPOk register (k=4 when j=6; k=5 when j=7).

### Group i Time Measurement Prescale Register j (i=0,1; j=6,7)

b7	b0	Symbol	Address	After Reset
		G0TPR6 to G0TPR7	00E4 <sub>16</sub> , 00E5 <sub>16</sub>	00 <sub>16</sub>
		G1TPR6 to G1TPR7	0124 <sub>16</sub> , 0125 <sub>16</sub>	00 <sub>16</sub>

Function	Setting Range	RW
If the setting value is n, the value of the base timer is stored into GiTMj register whenever a trigger input is counted by n+1 <sup>(1)</sup>	00 <sub>16</sub> to FF <sub>16</sub>	RW

#### NOTES:

1. The first prescaler, after the PR bit in the GiTMCRj register is changed from "0" (prescaler function used) to "1" (prescaler function not used), may be divided by n rather than n+1. The subsequent prescaler is divided by n+1.

**Figure 21.10 G0TMCR0 to G0TMCR7, G1TMCR0 to G1TMCR7, G0TPR6, G0TPR7, G1TPR6, and G1TPR7 Registers**

## Group i Time Measurement Register j (i=0,1; j=0 to 7)

b15	b8	b7	b0	Symbol	Address	After Reset
				G0TM0 to G0TM2	00C1 <sub>16</sub> - 00C0 <sub>16</sub> , 00C3 <sub>16</sub> - 00C2 <sub>16</sub> , 00C5 <sub>16</sub> - 00C4 <sub>16</sub>	Indeterminate
				G0TM3 to G0TM5	00C7 <sub>16</sub> - 00C6 <sub>16</sub> , 00C9 <sub>16</sub> - 00C8 <sub>16</sub> , 00CB <sub>16</sub> - 00CA <sub>16</sub>	Indeterminate
				G0TM6 to G0TM7	00CD <sub>16</sub> - 00CC <sub>16</sub> , 00CF <sub>16</sub> - 00CE <sub>16</sub>	Indeterminate
				G1TM0 to G1TM2	0101 <sub>16</sub> - 0100 <sub>16</sub> , 0103 <sub>16</sub> - 0102 <sub>16</sub> , 0105 <sub>16</sub> - 0104 <sub>16</sub>	Indeterminate
				G1TM3 to G1TM5	0107 <sub>16</sub> - 0106 <sub>16</sub> , 0109 <sub>16</sub> - 0108 <sub>16</sub> , 010B <sub>16</sub> - 010A <sub>16</sub>	Indeterminate
				G1TM6 to G1TM7	010D <sub>16</sub> - 010C <sub>16</sub> , 010F <sub>16</sub> - 010E <sub>16</sub>	Indeterminate

Function	Setting Range	RW
The value of the base timer is stored every trigger input. When the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement), 16 low-order bits are stored into the G0TMj register and 16 high-order bits are into stored the G1TMj register.	—	RO

Group i Waveform Generation Control Register j (i=0 to 1; j=0 to 7)<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After reset
								G0POCR0 to G0POCR3	00D0 <sub>16</sub> , 00D1 <sub>16</sub> , 00D2 <sub>16</sub> , 00D3 <sub>16</sub>	0X00 X0002
								G0POCR4 to G0POCR7	00D4 <sub>16</sub> , 00D5 <sub>16</sub> , 00D6 <sub>16</sub> , 00D7 <sub>16</sub>	0X00 X0002
								G1POCR0 to G1POCR3	0110 <sub>16</sub> , 0111 <sub>16</sub> , 0112 <sub>16</sub> , 0113 <sub>16</sub>	0X00 X0002
								G1POCR4 to G1POCR7	0114 <sub>16</sub> , 0115 <sub>16</sub> , 0116 <sub>16</sub> , 0117 <sub>16</sub>	0X00 X0002

Bit Symbol	Bit Name	Function	RW
MOD0	Operation Mode Select Bit	b2b1b0 0 0 0: Single waveform output mode 0 0 1: SR waveform output mode <sup>(2)</sup> 0 1 0: Phase-delayed waveform output mode	RW
MOD1		0 1 1: Do not set to this value 1 0 0: Do not set to this value 1 0 1: Do not set to this value	RW
MOD2		1 1 0: Do not set to this value <sup>(3)</sup> 1 1 1: Use a communication function output <sup>(4)</sup>	RW
(b3)		Nothing is assigned. When write, set to "0". When read, its content is indeterminate.	—
IVL	Output Initial Value Select Bit	0: Outputs "L" as an initial value 1: Outputs "H" as an initial value	RW
RLD	GiPOj Register Value Reload Timing Select Bit	0: Reloads the GiPOj register when value is written 1: Reloads the GiPOj register when the base timer is reset	RW
(b6)		Nothing is assigned. When write, set to "0". When read, its content is indeterminate.	—
INV	Inverse Output Function Select Bit <sup>(5)</sup>	0: Output is not inverted 1: Output is inverted	RW

## NOTES:

- Groups 0 and 1 have 16-bit and 32-bit waveform generation functions.  
If the CAS bit in the GiBCR1 register is set to "0" (16-bit waveform generation function), the G0POCR2 to G0POCR3 and G0POCR 6 to G0POCR7 registers cannot be used. When write, set these registers to "0016".  
If the CAS bit is set to "1" (32-bit waveform generation function), set the same values in the G0POCRj and G1POCRj registers.
- This setting is valid only for even channels. In SR waveform output mode, values written to the corresponding odd channel (next channel after an even channel) are ignored. Even channels output waveforms. Odd channels output no waveforms.
- To receive data in UART mode of group 0 and 1, set the GiPOCR2 register to "0000 01102".
- This setting is valid only for channels 0 and 1. To use ISTxDi, set the MOD2 to MOD0 bits in the GiPOCR0 register to "1112". To use ISCLKi for an output, set the MOD2 to MOD0 bits in the GiPOCR1 register to "1112". Do not set the MOD2 to MOD0 bits to "1112" except in the channels 0 and 1 and for the communication function.
- The inverse output function is the final step in the waveform generation process. If the INV bit is set to "1" (output inverted), the output signal is "H" when the IVL bit is set to "0" (outputs "L" as an initial value) and "L" when the IVL bit is set to "1" (outputs "H" as an initial value).

Figure 21.11 G0TM0 to G0TM7, G1TM0 to G1TM7, Registers and G0POCR0 to G0POCR7, G1POCR0 to G1POCR7 Registers

### Group i Waveform Generation Control Register j (i=2 to 3; j=0 to 7)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
								G2POCR0 to G2POCR3	0150 <sub>16</sub> , 0151 <sub>16</sub> , 0152 <sub>16</sub> , 0153 <sub>16</sub>	00 <sub>16</sub>
								G2POCR4 to G2POCR7	0154 <sub>16</sub> , 0155 <sub>16</sub> , 0156 <sub>16</sub> , 0157 <sub>16</sub>	00 <sub>16</sub>
								G3POCR0 to G3POCR3	0190 <sub>16</sub> , 0191 <sub>16</sub> , 0192 <sub>16</sub> , 0193 <sub>16</sub>	00 <sub>16</sub>
								G3POCR4 to G2POCR7	0194 <sub>16</sub> , 0195 <sub>16</sub> , 0196 <sub>16</sub> , 0197 <sub>16</sub>	00 <sub>16</sub>

Bit Symbol	Bit Name	Function	RW
MOD0	Operation Mode Select Bit <sup>(5)</sup>	b2b1b0 0 0 0: Single waveform output mode 0 0 1: SR waveform output mode <sup>(1)</sup> 0 1 0: Inverse waveform output mode 0 1 1: Do not set to this value 1 0 0: Bit-modulation PWM mode 1 0 1: Do not set to this value 1 1 0: Do not set to this value 1 1 1: Use a communication function output <sup>(2)</sup>	RW
MOD1			RW
MOD2			RW
PRT	Parallel Real-time Port Output Trigger Select Bit <sup>(4)</sup>	0: Not triggered by matching the base timer with the GiPO0 to GiPO7 registers 1: Triggered by matching the base timer with the GiPO0 to GiPO7 registers	RW
IVL	Output Initial Value Select Bit	0: Outputs "L" as the initial value 1: Outputs "H" as the initial value	RW
RLD	GiPOj Register Value Reload Timing Select Bit	0: Reloads the GiPOj register when counter is written to 1: Reloads the GiPOj register when the base timer is reset	RW
RTP	Real-time Port Function Select Bit	0: Not used 1: Used (RTP output mode or parallel RTP output mode)	RW
INV	Inverse Output Function Select Bit <sup>(3)</sup>	0: Output is not inverted 1: Output is inverted	RW

#### NOTES:

1. This setting is valid only for even channels. In SR waveform output mode, values written to the corresponding odd channel (next channel after an even channel) are ignored. Even channels output waveforms. Odd channels output no waveforms.
2. This setting is valid only for channels 0 and 1 in the groups 2 and 3. To use ISTxD2 or IEOUT, set the MOD2 to MOD0 bits in the G2POCR0 register to "1112". To use ISCLK2 for an output, set the MOD2 to MOD0 bits in the G2POCR1 register to "1112". Do not set the MOD2 to MOD0 bits to "1112" except in the channels 0 and 1.  
To use ISTxD3, set the MOD2 to MOD0 bits in the G3POCR0 register to "1112". To use ISCLK3 for an output, set the MOD2 to MOD0 bits in the G3POCR1 register to "1112". Do not set the MOD2 to MOD0 bits to "1112" except in the channels 0 and 1.
3. The inverse output function is the final step in the waveform generation process. If the INV bit is set to "1" (output inversed), the output signal is "H" when the IVL bit is set to "0" (outputs "L" as an initial value) and "L" when the IVL bit is set to "1" (outputs "H" as an initial value).
4. The PRT bit is valid when the RTP bit is set to "1" (real-time port function used) and the PRP bit in the GiBCR1 register is set to "1" (parallel RTP output mode).
5. When the RTP bit is set to "1", the value written to the MOD2 to MOD0 bits is ignored.

**Figure 21.12 G2POCR0 to G2POCR7 and G3POCR0 to G3POCR7 Registers**

### Group i Waveform Generation Register j (i=0 to 3; j=0 to 7)

<div style="display: flex; justify-content: space-between; padding: 0 10px;"><span>b15</span><span>b8 b7</span><span>b0</span></div> <div style="border: 1px solid black; height: 20px; width: 100%;"></div>	Symbol	Address	After Reset
	G0PO0 to G0PO2	00C1 <sub>16</sub> -00C0 <sub>16</sub> , 00C3 <sub>16</sub> -00C2 <sub>16</sub> , 00C5 <sub>16</sub> -00C4 <sub>16</sub>	Indeterminate
	G0PO3 to G0PO5	00C7 <sub>16</sub> -00C6 <sub>16</sub> , 00C9 <sub>16</sub> -00C8 <sub>16</sub> , 00CB <sub>16</sub> -00CA <sub>16</sub>	Indeterminate
	G0PO6 to G0PO7	00CD <sub>16</sub> -00CC <sub>16</sub> , 00CF <sub>16</sub> -00CE <sub>16</sub>	Indeterminate
	G1PO0 to G1PO2	0101 <sub>16</sub> -0100 <sub>16</sub> , 0103 <sub>16</sub> -0102 <sub>16</sub> , 0105 <sub>16</sub> -0104 <sub>16</sub>	Indeterminate
	G1PO3 to G1PO5	0107 <sub>16</sub> -0106 <sub>16</sub> , 0109 <sub>16</sub> -0108 <sub>16</sub> , 010B <sub>16</sub> -010A <sub>16</sub>	Indeterminate
	G1PO6 to G1PO7	010D <sub>16</sub> -010C <sub>16</sub> , 010F <sub>16</sub> -010E <sub>16</sub>	Indeterminate
	G2PO0 to G2PO2	0141 <sub>16</sub> -0140 <sub>16</sub> , 0143 <sub>16</sub> -0142 <sub>16</sub> , 0145 <sub>16</sub> -0144 <sub>16</sub>	Indeterminate
	G2PO3 to G2PO5	0147 <sub>16</sub> -0146 <sub>16</sub> , 0149 <sub>16</sub> -0148 <sub>16</sub> , 014B <sub>16</sub> -014A <sub>16</sub>	Indeterminate
	G2PO6 to G2PO7	014D <sub>16</sub> -014C <sub>16</sub> , 014F <sub>16</sub> -014E <sub>16</sub>	Indeterminate
	G3PO0 to G3PO2	0181 <sub>16</sub> -0180 <sub>16</sub> , 0183 <sub>16</sub> -0182 <sub>16</sub> , 0185 <sub>16</sub> -0184 <sub>16</sub>	Indeterminate
	G3PO3 to G3PO5	0187 <sub>16</sub> -0186 <sub>16</sub> , 0189 <sub>16</sub> -0188 <sub>16</sub> , 018B <sub>16</sub> -018A <sub>16</sub>	Indeterminate
G3PO6 to G3PO7	018D <sub>16</sub> -018C <sub>16</sub> , 018F <sub>16</sub> -018E <sub>16</sub>	Indeterminate	

Function	Setting Range	RW
<ul style="list-style-type: none"><li>When the RLD bit in the GiPOCRj register is set to "0", value written is immediately reloaded into the GiPOj register to output, for example, a waveform reflecting the value</li><li>When the RLD bit is set to "1", the value is reloaded when the base timer is reset. The value written can be read until reload.</li></ul>	0000 <sub>16</sub> to FFFF <sub>16</sub>	RW

### Group 3 Waveform Generation Mask Register j (j=4 to 7)

b15	b8	b7	b0	Symbol	Address	After Reset
<div><div></div></div>				G3MK4, G3MK5	0199 <sub>16</sub> -0198 <sub>16</sub> , 019B <sub>16</sub> -019A <sub>16</sub>	Indeterminate
				G3MK6, G3MK7	019D <sub>16</sub> -019C <sub>16</sub> , 019F <sub>16</sub> -019E <sub>16</sub>	Indeterminate
				Function	Setting Range	RW
				When one or more bit k (k=0 to 15) in this register is set to "1", the bit k in the group 3 base timer is masked. The masked value is compared to the G3POj register <sup>(1)</sup> .	0000 <sub>16</sub> to FFFF <sub>16</sub>	RW

**NOTES:**

1. This function is enabled in single-phase waveform output mode or phase-delayed waveform output mode. Set the G3MKi register to "0000<sub>16</sub>" in other modes.

**Figure 21.13 G0PO0 to G0PO7, G1PO0 to G1PO7, G2PO0 to G2PO7, G3PO0 to G3PO7 Registers and G3MK4 to G3MK7 Registers**

## Group i Function Select Register (i=0, 1)

<div><div>b7b6b5b4b3b2b1b0</div><div></div></div>								Symbol	Address	After Reset	
								G0FS, G1FS	00E7 <sub>16</sub> , 0127 <sub>16</sub>	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								FSC0	Channel 0 Time Measurement/ Waveform Generation Function Select Bit	0 : Selects the waveform generation function 1 : Selects the time measurement function	RW
								FSC1	Channel 1 Time Measurement/ Waveform Generation Function Select Bit		RW
								FSC2	Channel 2 Time Measurement/ Waveform Generation Function Select Bit		RW
								FSC3	Channel 3 Time Measurement/ Waveform Generation Function Select Bit		RW
								FSC4	Channel 4 Time Measurement/ Waveform Generation Function Select Bit		RW
								FSC5	Channel 5 Time Measurement/ Waveform Generation Function Select Bit		RW
								FSC6	Channel 6 Time Measurement/ Waveform Generation Function Select Bit		RW
								FSC7	Channel 7 Time Measurement/ Waveform Generation Function Select Bit		RW

## NOTES:

- No 16-bit waveform generation function is provided for channels 2, 3, 6 and 7 of the group 0.  
No 16-bit time measurement function is provided for channels 0, 3, 4 and 5 of the group 1.  
When the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement or waveform generation function), set the same values in the G0FS and G1FS registers.

## Group i Function Enable Register (i=0 to 3)

Symbol								Address				After Reset
G0FE to G3FE								00E <sub>16</sub> , 0126 <sub>16</sub> , 0166 <sub>16</sub> , 01A6 <sub>16</sub>				00 <sub>16</sub>
b7	b6	b5	b4	b3	b2	b1	b0					
								</				

Figure 21.14 G0FS and G1FS Registers and G0FE to G3FE Registers

### Group i RTP Output Buffer Register (i=2, 3)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
								G2RTP, G3RTP	0167 <sub>16</sub> , 01A7 <sub>16</sub>	00 <sub>16</sub>

**Figure 21.15 G2RTP AND G3RTP Registers**

## 21.1 Base Timer


The base timer is a free-running counter that counts an internally generated count source.


Table 21.2 lists specifications of the base timer. Figures 21.5 to 21.9 show registers associated with the base timer. Figure 21.16 shows a block diagram of the base timer. Figure 21.17 shows an example of a cascaded connection. Figure 21.18 shows an example of the base timer in counter increment mode. Figure 21.19 shows an example of the base timer in counter increment/decrement mode. Figure 21.20 shows an example of two-phase pulse signal processing mode.

**Table 21.2 Base Timer Specifications**

Item	Specification
Count Source (fBTi) (i=0 to 3)	f1 divided by $2^{(n+1)}$ (Group 0 to 3), two-phase pulse input divided by $2^{(n+1)}$ (Group 0 and 1) $n$ : determined by the DIV4 to DIV0 bits in the GiBCR0 register $n=0$ to 31; however no division when $n=31$
Counting Operation	The base timer increments the counter The base timer increments/decrements the counter Two-phase pulse signal processing
Counter Start Condition	<ul style="list-style-type: none"> <li>When starting the base timer of each group separately, set the BTS bit in the GiBCR1 register to "1" (base timer starts counting)</li> <li>When starting the base timer of multiple groups simultaneously, set the BTiS bit in the BTSR register to "1" (base timer starts counting)</li> </ul>
Counter Stop Condition	Set the BTiS bit in the BTSR register to "0" (base timer reset) and the BTS bit in the GiBCR1 register to "0" (base timer reset)
Base Timer Reset Condition	<ul style="list-style-type: none"> <li>Synchronized with the base timer reset in different groups: Group0 : synchronized with group 1 base timer reset Group1 : synchronized with group 0 base timer reset Group2 : synchronized with group 1 base timer reset Group3 : synchronized with group 2 base timer reset</li> <li>Matching values in the base timer and GiPO0 register</li> <li>"L" signal applied to the external interrupt pin Group 0 : INT0 pin Group 1 : INT1 pin</li> <li>Reset request from communication function (Group 2 and 3)</li> </ul>
Value when the Base Timer is Reset	"000016"
Interrupt Request	The BTiR bit in the interrupt request register is set to "1" (interrupt requested) when bit 14 or bit 15 in the base timer overflows (See Figure 10.14.)
Read from Base Timer	<ul style="list-style-type: none"> <li>The GiBT register indicates counter value while the base timer is running</li> <li>The GiBT register is indeterminate when the base timer is reset</li> </ul>
Write to Base Timer	When a value is written while the base timer is running, the counter immediately starts counting from this value. No value can be written while the base timer is reset.
Selectable Function	<ul style="list-style-type: none"> <li>Cascaded connection (Group 0 and 1) Group 1 base timer is incremented every time bit 15 in the group 0 base timer overflows (See Figure 21.17)</li> <li>Counter increment/decrement mode (Group 0 and 1) The base timer starts when the BTS bit or the BTiS bit is set to "1". After incrementing to "FFFF16", the counter is then decremented back to "000016". If the RST1 bit in the GiBCR1 register is set to "1" (the base timer is reset by matching with the GiPO0 register), the counter decrements after the base timer matches the GiPO0 register. The base timer increments the counter again when the counter becomes "000016." (See Figure 21.19.)</li> </ul>

**Table 21.2 Base Timer Specifications (Continued)**

Item	Specification
Selectable Function	<ul style="list-style-type: none"> <li>Two-phase pulse processing mode (Group 0 and 1)</li> </ul> <p>Two-phase pulse signals from P76 and P77 pins in group 0, and P80 and P81 pins in group 1 are counted (See Figure 21.20)</p>  <p>The timer increments counter on all edge</p> <p>The timer decrements counter on all edges</p>

**Figure 2116 Base Timer Block Diagram****Table 21.3 Base Timer Associated Register Settings  
(for Time Measurement Function, Waveform Generation Function, and Communication Function)**

Register	Bit	Function
G2BCR0	-	Supplies operation clock to the BTSR register. Set to "0111 11112".
BTSR	-	Set to "0000 00002"
GiBCR0	BCK1 to BCK0	Select count source
	DIV4 to DIV0	Select divide ratio of count source
	IT	Selects the base timer interrupt
GiBCR1	RST2 to RST1	Select factors for a base timer reset
	BTS	Used to start the base timer independently
	UD1 to UD0	Select how to count (Group 0 and 1)
	CAS	Selects cascaded connection (Group 0 and 1)
GiBT	-	Read or write base timer value

Set the following registers to set the RST1 bit to "1" (base timer reset by matching the base timer with the G1PO0 register).

GiPOCR0	MOD2 to MOD0	Set to "0002" (single-phase waveform output mode)
GiPO0	-	Set reset cycle
GiFS	FSC0	Set to "0" (waveform generation function)
GiFE	IFE0	Set to "1" (channel operation start)

i : Bit configurations and functions vary with each group






Figure 21.17 Cascaded Connection





Figure 21.18 Counter Increment Mode (Group 0 and 1)

(1) When the IT bit in the GiBCR0 register ( $i = 0$  to  $1$ ) is set to "0" (bit 15 in the base timer overflows)




$j=4, 7, 8, 11; k=0$  to  $3$

The above applies under the following conditions:

- The RST1 in the GiBCR1 register is set to "0" (the base timer is not reset by matching the GiPO0 register).
- The UD1 to UD0 bits in the GiBCR1 register are set to "012" (counter increment/decrement mode).

(2) When the IT bit in the GiBCR0 register ( $i = 0$  to  $1$ ) is set to "1" (bit 14 in the base timer overflows)




$j=4, 7, 8, 11; k=0$  to  $3$

The above applies under the following conditions:

- The RST1 in the GiBCR1 register is set to "0" (the base timer is not reset by matching the GiPO0 register).
- The UD1 to UD0 bits in the GiBCR1 register are set to "012" (counter increment/decrement mode).

(3) When the RST1 bit in the GiBCR1 register ( $i = 0$  to  $1$ ) is set to "1" (the base timer is reset by matching with the GiPO0 register)



$j=4, 7, 8, 11; k=0$  to  $3$

The above applies under the following conditions:

- Value of GiPO0 register: "8000<sub>16</sub>"
- The UD1 to UD0 bits in the GiBCR1 register are set to "012" (counter increment/decrement mode).

**Figure 21.19 Counter Increment/ Decrement Mode (Group 0 and 1)**




Figure 21.20 Base Timer Operation in Two-phase Pulse Signal Processing Mode (Group 0 and 1)

## 21.2 Time Measurement Function (Group 0 and 1)

When external trigger is applied, the value of the base timer is stored into the GiTMj register ( $i=0$  to  $1$ ;  $j=0$  to  $7$ ). Table 21.4 shows specifications of the time measurement function. Table 21.5 lists pin settings of the time measurement function. Table 21.6 lists settings of time measurement function associated registers. Figures 21.21 and 21.22 show operating examples of the time measurement function. Figure 21.23 shows an operating example of the prescaler function and gate function.

**Table 21.4 Time Measurement Function Specifications**

Item	Specification
Measurement Channel	Group 0: Channel 0 to 7 Group 1: Channel 1, 2, 6, 7
Trigger Input Polarity	Rising edge, falling edge or both edges of the INPCij pin <sup>(1)</sup>
Measurement Start Condition	The IFEj bit in the GiFE register is set to "1" (channel j function enabled) when the FSCj bit ( $i=0$ to $1$ ; $j=0$ to $7$ ) in the GiFS register is set to "1" (time measurement function selected)
Measurement Stop Condition	The IFEj bit is set to "0" (channel j function disabled)
Time Measurement Timing	<ul style="list-style-type: none"> <li>• No prescaler : every time a trigger signal is applied</li> <li>• Prescaler (for channel 6 and channel 7): every <i>GiTPRk register (<math>k=6, 7</math>) + 1</i> times a trigger signal is applied</li> </ul>
Interrupt Request Generation Timing	The TMijR bit in the interrupt request register (See Figure 10.14) is set to "1" (interrupt requested) at time measurement timing
INPCij Pin Function <sup>(1)</sup>	Trigger input pin
Selectable Function	<ul style="list-style-type: none"> <li>• Digital filter function The digital filter samples a trigger input signal level every <math>f_1</math> or <math>f_{BTi}</math> cycles and passes pulse signals that match trigger input signal level three times</li> <li>• Cascaded connection function Group 0 and group 1 are connected to operate as a 32-bit base timer</li> <li>• Prescaler function (for channel 6 and channel 7) Time measurement is executed every <i>GiTPRk register value + 1</i> times a trigger signal is applied</li> <li>• Gate function (for channel 6 and channel 7) After time measurement by the first trigger input, trigger input cannot be received. However, trigger input can be received again by matching the base timer with the GiPOp register, or by setting the GSC bit in the GiTMCRK register to "1", when the GOC bit in the GiTMCRk register is set to "1" (gate cleared by matching the base timer with the GiPOp register (<math>p=4</math> when <math>k=6</math>, <math>p=5</math> when <math>k=7</math>))</li> </ul>

**NOTES:**

1. INPC00 to INPC07, INPC11 to INPC12, INPC16 to INPC17 pins (INPC00 to INPC07 pins during cascaded connection)

**Table 21.5 Pin Settings for Time Measurement Function**

Pin <sup>(2)</sup>	Bit and Setting		
	PS1, PS2, PS5, PS8, PS9 Registers	PD7, PD8, PD11, PD14, PD15 Registers	IPS Register
P74/INPC11	PS1_4 = 0	PD7_4 = 0	IPS1 = 0
P75/INPC12	PS1_5 = 0	PD7_5 = 0	
P76/INPC00	PS1_6 = 0	PD7_6 = 0	IPS0 = 0
P77/INPC01	PS1_7 = 0	PD7_7 = 0	
P80/INPC02	PS2_0 = 0	PD8_0 = 0	
P111/INPC11 <sup>(1)</sup>	PS5_1 = 0	PD11_1 = 0	IPS1 = 1
P112/INPC12 <sup>(1)</sup>	PS5_2 = 0	PD11_2 = 0	
P142/INPC16 <sup>(1)</sup>	PS8_2 = 0	PD14_2 = 0	—
P143/INPC17 <sup>(1)</sup>	PS8_3 = 0	PD14_3 = 0	
P150/INPC00 <sup>(1)</sup>	PS9_0 = 0	PD15_0 = 0	IPS0 = 1, IPS2 = 0
P151/INPC01 <sup>(1)</sup>	PS9_1 = 0	PD15_1 = 0	
P152/INPC02 <sup>(1)</sup>	—	PD15_2 = 0	
P153/INPC03 <sup>(1)</sup>	—	PD15_3 = 0	IPS2 = 0
P154/INPC04 <sup>(1)</sup>	PS9_4 = 0	PD15_4 = 0	
P155/INPC05 <sup>(1)</sup>	PS9_5 = 0	PD15_5 = 0	
P156/INPC06 <sup>(1)</sup>	—	PD15_6 = 0	
P157/INPC07 <sup>(1)</sup>	—	PD15_7 = 0	

**NOTES:**

1. This port is provided in the 144-pin package only.
2. Apply trigger to INPC0j pin (j=0 to 7) when the CAS bit in the GiBCR register is set to "1" (32-bit time measurement function). Trigger input to INPC1k pin (k=1, 2, 6, 7) is invalid.


**Table 21.6 Time Measurement Function Associated Register Settings**

Register	Bit	Function
GiTMCRj	CTS1 to CTS0	Select a time measurement trigger
	DF1 to DF0	Select the digital filter function
	GT, GOC, GSC	Select the gate function
	PR	Select the prescaler function
GiTPRk	-	Setting value of the prescaler
GiFS	FSCj	Set to "1" (time measurement function)
GiFE	IFEj	Set to "1" (channel j function enabled)

i = 0 to 1; j = 0 to 7; k = 6, 7

Bit configurations and functions vary with channels and groups used.

Set registers associated with the time measurement function after setting registers associated with the base timer.



$i=0,1 \quad j=0$  to 7 (except  $j=1, 2, 6, 7$  when  $i=1$ )

TMijR bit : Bits in the IIO0IIR to IIO8IR and IIO10IR to IIO11IR registers


The above applies under the following conditions:

- The CTS1 to CTS0 bits in the GiTMCRj register are set to "012" (rising edge). The PR bit is set to "0" (no prescaler used) and the GT bit is set to "0" (no gate function used).
- The RTS2 to RTS0 bits in the GiBCR1 register are set to "0002" (no base timer reset). The UD1 to UD0 bits are set to "002" (counter increment mode) and the CAS bit is set to "0" (16-bit time measurement or waveform generation function).

To set the base timer to "000016" (setting the RST1 bit to "1" and the RST0 and RST2 bits to "0") when the base timer matches the GiPO0 register, the base timer is set to "000016" after it reaches *the value set in the GiPO0 register + 2*.

**Figure 21.21 Time Measurement Function (1)**


- (1) When selecting the rising edge as a time measurement trigger  
(The CTS1 to CTS0 bits in the GiTMCR register (i=0,1, j=0 to 7)=012)



NOTES:

1. If the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement), the group 1 base timer increments counter every time the group 0 base timer overflows.
2. Bits in the IIO0IR to IIO8IR, IIO10IR to IIO11R registers. The TM0jR bit if the CAS bit is set to "1".
3. Input pulses applied to the INPCij pin require 1.5 fBTi clock cycles or more.


- (2) When selecting both edges as a time measurement trigger  
(The CTS1 to CTS0 bits=112)



NOTES:

1. If the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement), the group 1 base timer increments the counter whenever the group 0 base timer overflows.
2. Bits in the IIO0IR to IIO8IR, IIO10IR to IIO11R registers. The TM0jR register if the CAS bit is set to "1".
3. No interrupt is generated if the microcomputer receives a trigger signal when the TMijR bit is set to "1". However, the value of the GiTMj register changes.

- (3) Trigger signal when using the digital filter  
(The DF1 to DF0 bits in the GiTMCR register =102 or 112)




NOTES:

1. fBTi when the DF1 to DF0 bits are set to "102", and f1 when to "112".

Figure 21.22 Time Measurement Function (2)

## (1) With the prescaler function

(When the GiTPRj register (i=0, 1, j=6, 7) = 0216, the PR bit in the GiTMCR register=1)




## NOTES:

1. If the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement), the group 1 base timer increments the counter every time the group 0 base timer overflows.
2. This applies to the second or later prescaler cycles after the PR bit in the GiTMCRj register is set to "1".
3. Bits in the IIO0IR to IIO8IR, IIO10IR to IIO11IR registers. The TM0jR register if the CAS bit is set to "1".

## (2) With the gate function

(The gate function is cleared by matching the base timer with the GiPOk register. the GT bit in the GiTMCRj register=1, the GOC bit=1)



## NOTES:

1. If the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement), the group 1 base timer increments the counter every time the group 0 base timer overflows.
2. Bits in the IIO0IR to IIO8IR, IIO10IR to IIO11IR registers. The TM0jR register if the CAS bit is set to "1".

Figure 21.23 Prescaler Function and Gate Function



### 21.3 Waveform Generation Function

Waveforms are generated when the value of the base timer matches the GiPOj register (i=0 to 3; j=0 to 7).

The waveform generation function has the following six modes :

- Single-phase waveform output mode (group 0 to 3)
- Phase-delayed waveform output mode (group 0 to 3)
- Set/Reset waveform output (SR waveform output) mode (group 0 to 3)
- Bit modulation PWM output mode (group 2 and 3)
- Real-time port output (RTP output) mode (group 2 and 3)
- Parallel real-time port output (parallel RTP output) mode (group 2 and 3)

Table 21.7 lists pin settings of the waveform generation function. Table 21.8 lists registers associated with the waveform generation function.

**Table 21.7 Pin Settings for Waveform Generation Function (1/2)**

Pin	Bit and Setting		
	PS0 to PS2, PS5 to PS9 Registers	PSL0, PSL1, PSL2 Registers	PSC Register
P64/OUTC21	PS0_4 = 1	PSL0_4 = 1	-
P70/OUTC20	PS1_0 = 1	PSL1_0 = 0	PSC_0 = 1
P71/OUTC22	PS1_1 = 1	PSL1_1 = 0	PSC_1 = 1
P73/OUTC10 <sup>(2)</sup>	PS1_3 = 1	PSL1_3 = 0	PSC_3 = 1
P74/OUTC11 <sup>(2)</sup>	PS1_4 = 1	PSL1_4 = 0	PSC_4 = 1
P75/OUTC12 <sup>(2)</sup>	PS1_5 = 1	PSL1_5 = 1	-
P76/OUTC00 <sup>(2)</sup>	PS1_6 = 1	PSL1_6 = 0	PSC_6 = 0
P77/OUTC01 <sup>(2)</sup>	PS1_7 = 1	-	-
P81/OUTC30	PS2_1 = 1	PSL2_1 = 1	-
P82/OUTC32	PS2_2 = 1	PSL2_2 = 0	-
P92/OUTC20	PS3_2 = 1	PSL3_2 = 1	-
P110/OUTC10 <sup>(1,2)</sup>	PS5_0 = 1	-	-
P111/OUTC11 <sup>(1,2)</sup>	PS5_1 = 1		
P112/OUTC12 <sup>(1,2)</sup>	PS5_2 = 1		
P113/OUTC13 <sup>(1,2)</sup>	PS5_3 = 1		
P120/OUTC30 <sup>(1)</sup>	PS6_0 = 1	-	-
P121/OUTC31 <sup>(1)</sup>	PS6_1 = 1		
P122/OUTC32 <sup>(1)</sup>	PS6_2 = 1		
P123/OUTC33 <sup>(1)</sup>	PS6_3 = 1		
P124/OUTC34 <sup>(1)</sup>	PS6_4 = 1		
P125/OUTC35 <sup>(1)</sup>	PS6_5 = 1		
P126/OUTC36 <sup>(1)</sup>	PS6_6 = 1		
P127/OUTC37 <sup>(1)</sup>	PS6_7 = 1		
P130/OUTC24 <sup>(1)</sup>	PS7_0 = 1	-	-
P131/OUTC25 <sup>(1)</sup>	PS7_1 = 1		

**NOTES:**

1. This port is provided in the 144-pin package only.
2. When the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement function), the OUTC1j pin (j=0 to 7) outputs a waveform and the OUTC0k pin (k=0, 1, 4, 5), set as above, outputs a 16-bit low-order waveform.

**Table 21.7 Pin Settings for Waveform Generation Function (2/2)**

Pin	Bit and Setting		
	PS0 to PS2, PS5 to PS9 Registers	PSL0, PSL1, PSL2 Registers	PSC Register
P132/OUTC26 <sup>(1)</sup>	PS7_2 = 1	-	-
P133/OUTC23 <sup>(1)</sup>	PS7_3 = 1		
P134/OUTC20 <sup>(1)</sup>	PS7_4 = 1		
P135/OUTC22 <sup>(1)</sup>	PS7_5 = 1		
P136/OUTC21 <sup>(1)</sup>	PS7_6 = 1		
P137/OUTC27 <sup>(1)</sup>	PS7_7 = 1		
P140/OUTC14 <sup>(1,2)</sup>	PS8_0 = 1	-	-
P141/OUTC15 <sup>(1,2)</sup>	PS8_1 = 1		
P142/OUTC16 <sup>(1,2)</sup>	PS8_2 = 1		
P143/OUTC17 <sup>(1,2)</sup>	PS8_3 = 1		
P150/OUTC00 <sup>(1,2)</sup>	PS9_0 = 1	-	-
P151/OUTC01 <sup>(1,2)</sup>	PS9_1 = 1		
P154/OUTC04 <sup>(1,2)</sup>	PS9_4 = 1		
P155/OUTC05 <sup>(1,2)</sup>	PS9_5 = 1		

## NOTES:

1. This port is provided in the 144-pin package only.
2. When the CAS bit in the GiBCR1 register is set to "1" (32-bit time measurement function), the OUTC1j pin (j=0 to 7) outputs a waveform and the OUTC0k pin (k=0, 1, 4, 5), set as above, outputs a 16-bit low-order waveform.

**Table 21.8 Waveform Generation Function Associated Register Settings**

Register	Bit	Function
GiPOCRj	MOD2 to MOD0	Select waveform output mode
	PRT <sup>(1)</sup>	Set to "1" when using the parallel RTP output mode
	IVL	Select default value
	RLD	Select reload timing of GiPOj register value
	RTP <sup>(1)</sup>	Set to "1" when using the RTP output or the parallel RTP output mode MOD2 to MOD0 bits are invalid when the RTP bit is set to "1"
	INV	Select inversed output
G2BCR1 G3BCR1	PRP	Set to "1" when using the parallel RTP output mode
GiPOj	-	Select output waveform inverse timing
G3MK4 to G3MK7	-	Set masked values of the base timer and G3PO4 to G3PO7 registers (group 3 only)
GiFS	FSCj	Set to "0" (waveform generation function) (group 0 and 1 only)
GiFE	IFEj	Set to "1" (enables channel j function)
G2RTP G3RTP	RTP0 to RTP7	Set RTP output value in RTP output or parallel RTP output mode

i = 0 to 3; j = 0 to 7

Bit configurations and functions vary with channels and groups used.

Set registers associated with the waveform generation function after setting registers associated with the base timer.

## NOTES:

1. This bit is in the G2POCRj and G3POCRj registers only.

### 21.3.1 Single-Phase Waveform Output Mode (Group 0 to 3)

Output signal level of the OUTCij pin (i=0 to 3; j=0 to 7) becomes "H" when the value of the base timer matches that of the GiPOj register. The "H" signal switches to an "L" signal when the base timer reaches "0000<sub>16</sub>". If the IVL bit in the GiPOCRj register is set to "1" (outputs "H" as initial value), an "H" signal is output when waveform output starts. If the INV bit is set to "1" (output is inversed), the level of the waveform being output is inversed. See Figure 21.24 for details on single-phase waveform mode operation. Table 21.9 lists specifications of single-phase waveform mode.

**Table 21.9 Single-phase Waveform Output Mode Specifications**


Item	Specification
Output Waveform <sup>(3)</sup>	<ul style="list-style-type: none"> <li>Free-running operation (the RST2 to RST0 bits in the GiBCR1 (i=0 to 3) register are set to "0002")           <math display="block">\text{Cycle} : \frac{65536}{f_{BTi}}</math> <math display="block">\text{"L" width} : \frac{m}{f_{BTi}}</math> <math display="block">\text{"H" width} : \frac{65536-m}{f_{BTi}}</math> <p>m : setting value of the GiPOj register (j=0 to 7), 0000<sub>16</sub> to FFFF<sub>16</sub></p> </li> <li>The base timer is reset by matching the base timer with the GiPO0 register (the RST1 bit is set to "1", and the RST0 and the RST2 bit are set to "0")           <math display="block">\text{Cycle} : \frac{n+2}{f_{BTi}}</math> <math display="block">\text{"L" width} : \frac{m}{f_{BTi}}</math> <math display="block">\text{"H" width} : \frac{n+2-m}{f_{BTi}}</math> <p>m : setting value of the GiPOj register (j=1 to 7), 0000<sub>16</sub> to FFFF<sub>16</sub>  n : setting value of the GiPO0 register, 0001<sub>16</sub> to FFFD<sub>16</sub>  If <math>m \geq n+2</math>, the output level is fixed to "L"</p> </li> </ul>
Waveform Output Start Condition <sup>(1)</sup>	The IFEj bit in the GiFE register is set to "1" (channel j function enabled)
Waveform Output Stop Condition	The IFEj bit is set to "0" (channel j function disabled)
Interrupt Request	The POijR bit in the interrupt request register is set to "1" (interrupt requested) when the value of the base timer matches that of the GiPOj register. (See Figure 10.14)
OUTCij Pin <sup>(2)</sup>	Pulse signal output pin
Selectable Function	<ul style="list-style-type: none"> <li>Default value set function : Set starting waveform output level</li> <li>Inversed output function : Waveform output level is inversed and output from the OUTCij pin</li> <li>Cascaded connection function: Connect group 0 and group 1 to operate as a 32-bit base timer</li> </ul>

**NOTES:**

- Set the FSCj bit in the GiFS register to "0" (waveform generation function selected) when using channels shared by both time measurement function and waveform generation function
- OUTC00, OUTC01, OUTC04, OUTC05, OUTC10 to OUTC17, OUTC20 to OUTC27, and OUTC30 to OUTC37 pins (OUTC10 to OUTC17 pins when using group 0 and group 1 cascaded connection)
- When the INV bit in the GiPOCRj register is set to "1" (output inversed), the "L" width and "H" width are inversed

## (1) Free-Running Operation

(The RST2 to RST0 bits in the GiBCR1 register are set to "0002")

 $i=0$  to 3;  $j=0$  to 7 (however,  $i=0$  when  $j=0, 1, 4, 5$ ) $m$  : Setting value of the GiPOj register (0000<sub>16</sub> to FFFF<sub>16</sub>)

POijR bit: Bits in the IIO0iR to IIO11iR register

## NOTES:


1. Waveform output when the INV bit in the GiPOCRj register is set to "0" (not inverted) and the IVL bit is set to "0" (output "L" as initial value).
2. Waveform output when the INV bit is set to "0" (not inverted) and the IVL bit is set to "1" (output "H" as initial value).

The above applies under the following conditions:

- The RST2 to RST0 bits in the GiBCR1 register are set to "0002" (no base timer reset), the UD1 to UD0 bits to "002" (counter increment mode), and CAS bit to "0" (16-bit waveform generation function)

## (2) The Base Timer is Reset when the Base Timer Matches the GiPO0 Register

(The RST1 bit is set to "1", and the RST0 and RST2 bits are set to "0")

 $i=0$  to 3;  $j=1$  to 7 (however,  $i=0$  when  $j=1, 4, 5$ ) $m$  : Setting value of the GiPOj register (0000<sub>16</sub> to FFFF<sub>16</sub>) $n$  : Setting value of the GiPO0 register (0001<sub>16</sub> to FFFD<sub>16</sub>)

POijR bit: Bits in the IIO0iR to IIO11iR register

The above diagram applies under the following conditions:

- The IVL bit in the GiPOCRj register is set to "0" (outputs "L" as initial value). The INV bit is set to "0" (not inverse).
- The UD1 to UD0 bits in the GiBCR1 register are set to "002" (counter increment mode), and the CAS bit to "0" (16-bit waveform generation function)
- $m < n+2$

Figure 21.24 Single-Phase Waveform Output Mode

### 21.3.2 Phase-Delayed Waveform Output Mode (Group 0 to 3)

Output signal level of the OUTCij pin (i=0 to 3; j=0 to 7) is inverted every time the value of the base timer matches that of the GiPOj register. Table 21.10 lists specifications of phase-delayed waveform mode. Figure 21.25 shows an example of phase-delayed waveform mode operation.

**Table 21.10 Phase-delayed Waveform Output Mode Specifications**


Item	Specification
Output Waveform	<ul style="list-style-type: none"> <li>Free-running operation (the RST2 to RST0 bits in the GiBCR1 register (i=0 to 3) are set to "0002")           <math display="block">\text{Cycle} : \frac{65536 \times 2}{f_{BTi}}</math> <math display="block">\text{"H" and "L" width} : \frac{65536}{f_{BTi}}</math>           Setting value of the GiPOj (j=0 to 7) register is 0000<sub>16</sub> to FFFF<sub>16</sub> </li> <li>The base timer is reset by matching the base timer with the GiPO0 register (the RST1 bit is set to "1", and the RST0 and RST2 bit are set to "0")           <math display="block">\text{Cycle} : \frac{2(n+2)}{f_{BTi}}</math> <math display="block">\text{"H" and "L" width} : \frac{n+2}{f_{BTi}}</math>           n : setting value of the GiPO0 register, 0001<sub>16</sub> to FFFD<sub>16</sub>            Setting value of the GiPOj (j=1 to 7) register is 0000<sub>16</sub> to FFFF<sub>16</sub>            If GiPOj register <math>\geq n+2</math>, the output level is not inverted         </li> </ul>
Waveform Output Start Condition <sup>(1)</sup>	The IFEj bit (j=0 to 7) in the GiFE register is set to "1" (channel j function enabled)
Waveform Output Stop Condition	The IFEj bit is set to "0" (channel j function disabled)
Interrupt Request	The POijR bit in the interrupt request register is set to "1" (interrupt requested) when the value of the base timer matches that of the GiPOj register. (See Figure 10.14)
OUTC1j Pin	Pulse signal output pin
Selectable Function	<ul style="list-style-type: none"> <li>Default value set function : Set starting waveform output level</li> <li>Inversed output function : Waveform output level is inversed and output from the OUTCij pin</li> <li>Cascaded connection function: Connect group 0 and group 1 to operate as a 32-bit base timer</li> </ul>

**NOTES:**

- Set the FSCj bit in the GiFS register to "0" (waveform generation function selected) when using channels shared by both time measurement function and waveform generation function
- OUTC00, OUTC01, OUTC04, OUTC05, OUTC10 to OUTC17, OUTC20 to OUTC27, and OUTC30 to OUTC37 pins (OUTC10 to OUTC17 pins when using group 0 and group 1 cascaded connection)

## (1) Free-Running Operation

(The RST2 to RST0 bits in the GiBCR1 register are set to "0002")

 $i=0$  to 3;  $j=0$  to 7 (however,  $i=0$  when  $j=0, 1, 4, 5$ ) $m$  : Setting value of the GiPOj register (0000<sub>16</sub> to FFFF<sub>16</sub>)

POijR bit: Bits in the IIO0IR to IIO11IR registers

## NOTES:


1. Waveform output when the INV bit in the GiPOCRj register is set to "0" (not inverted) and the IVL bit is set to "0" (output "L" as initial value).
2. Waveform output when the INV bit is set to "0" (not inverted) and the IVL bit is set to "1" (output "H" as initial value).

The above diagram applies under the following condition:

- The RST2 to RST0 bits in the GiBCR1 register are set to "0002" (no base timer reset), the UD1 to UD0 bits to "002" (counter increment mode), and the CAS bit to "0" (16-bit waveform generation function).

## (2) The Base Timer is Reset when the Base Timer Matches the GiPO0 Register

(The RST1 bit is set to "1", and the RST0 and RST2 bits are set to "0")

 $i=0$  to 3;  $j=0$  to 7 (however,  $i=0$  when  $j=1, 4, 5$ ) $m$  : Setting value of the GiPOj register (0000<sub>16</sub> to FFFF<sub>16</sub>) $n$  : Setting value of the GiPO0 register (0001<sub>16</sub> to FFFD<sub>16</sub>)

POijR bit: Bits in the IIO0IR to IIO11IR registers

The above diagram applies under the following conditions:

- The IVL bit in the GiPOCRj register is set to "0" (outputs "L" as initial value). The INV bit is set to "0" (not inverted).
- The UD1 to UD0 bits in the G1BCR1 register are set to "002" (counter increment mode) and the CAS bit to "0" (16-bit waveform generation function).
- $m < n+2$

Figure 21.25 Phase-delayed Waveform Output Mode

### 21.3.3 Set/Reset Waveform Output (SR Waveform Output) Mode (Group 0 to 3)

Output signal level of the OUTCij pin (i=0 to 3; j=0, 2, 4, 6) becomes "H" when the value of the base timer matches that of the GiPOj register. The "H" signal switches to an "L" signal when the value of the base timer matches that of the GiPOk register (k=j+1) or when the base timer is set to "0000<sub>16</sub>". If the IVL bit in the GiPOCRj register (j=0 to 7) is set to "1" (outputs "H" as initial value), an "H" signal is output when waveform output starts. If the INV bit is set to "1" (output is inversed), the level of the waveform being output is inversed. Table 21.11 lists specifications of SR waveform mode. Figure 21.26 shows an example of a SR waveform mode operation.

**Table 21.11 SR Waveform Output Mode Specifications (1/2)**

Item	Specification
Output Waveform <sup>(2)</sup>	<ul style="list-style-type: none"> <li>Free-running operation (the RST2 to RST0 bits in the GiBCR1 register are set to "0002")               <ul style="list-style-type: none"> <li>(1) <math>m &lt; n</math> <math display="block">\begin{aligned} \text{"H" width} &amp;: \frac{n - m}{f_{BTi}} \\ \text{"L" width} &amp;: \frac{m^{(3)}}{f_{BTi}} + \frac{65536 - n^{(4)}}{f_{BTi}} \end{aligned}</math> </li> <li>(2) <math>m \geq n</math> <math display="block">\begin{aligned} \text{"H" width} &amp;: \frac{65536 - m}{f_{BTi}} \\ \text{"L" width} &amp;: \frac{m}{f_{BTi}} \end{aligned}</math> <p style="margin-left: 40px;">m : setting value of the GiPOj register (j=0, 2, 4, 6)  n : setting value of the GiPOk register (k=j+1)  m, n=0000<sub>16</sub> to FFFF<sub>16</sub></p> </li> </ul> </li> <li>The base timer is reset by matching the base timer with the GiPO0 register<sup>(1)</sup> (the RST1 bit is set to "1", and the RST0 and RST2 bits are set to "0")               <ul style="list-style-type: none"> <li>(1) <math>m &lt; n &lt; p+2</math> <math display="block">\begin{aligned} \text{"H" width} &amp;: \frac{n-m}{f_{BTi}} \\ \text{"L" width} &amp;: \frac{m^{(3)}}{f_{BTi}} + \frac{p+2 - n^{(4)}}{f_{BTi}} \end{aligned}</math> </li> <li>(2) <math>m &lt; p+2 \leq n</math> <math display="block">\begin{aligned} \text{"H" width} &amp;: \frac{p+2 - n}{f_{BTi}} \\ \text{"L" width} &amp;: \frac{m}{f_{BTi}} \end{aligned}</math> </li> <li>(3) If <math>m \geq p+2</math>, the output level is fixed to "L" <p style="margin-left: 40px;">m : setting value of the GiPOj register (j=2, 4, 6)  n : setting value of the GiPOk register (k=j+1)  p : setting value of the GiPO0 register  m, n=0000<sub>16</sub> to FFFF<sub>16</sub>      p=0001<sub>16</sub> to FFFD<sub>16</sub></p> </li> </ul> </li> </ul>

**NOTES:**

- When the GiPO0 register resets the base timer, the channel 0 and 1 SR waveform generation functions are not available.
- When the INV bit in the GiPOCRj register is set to "1" (output inversed), the "L" width and "H" width are inversed.
- Waveform from base timer reset until when output level becomes "H".
- Waveform from when output level becomes "L" until base timer reset.

**Table 21.11 SR Waveform Output Mode Specifications (2/2)**

Item	Specification
Waveform Output Start Condition <sup>(5)</sup>	The IFEq bit (q=0 to 7) in the GiFE register is set to "1" (channel q function enabled)
Waveform Output Stop Condition	The IFEq bit is set to "0" (channel q function disabled)
Interrupt Request	The POijR bit in the interrupt request register is set to "1" (interrupt requested) when the value of the base timer matches that of the GiPOj register. The POikR bit in the interrupt request register is set to "1" (interrupt requested) when the value of the base timer matches that of the GiPOk register. (See Figure 10.14)
OUTCij Pin <sup>(6)</sup>	Pulse signal output pin
Selectable Function	<ul style="list-style-type: none"> <li>• Default value set function : Set starting waveform output level</li> <li>• Inversed output function : Waveform output level is inversed and output from the OUTCij pin</li> <li>• Cascaded connection function: Connect group 0 and group 1 to operate as a 32-bit base timer</li> </ul>


**NOTES:**

5. Set the FSCj bit in the GiFS register to "0" (waveform generation function selected) when using channels shared by both time measurement function and waveform generation function
6. OUTC00, OUTC04, OUTC10, OUTC12, OUTC14, OUTC16, OUTC20, OUTC22, OUTC24, OUTC26, OUTC30, OUTC32, OUTC34, and OUTC36 pins  
(OUTC10, OUTC12, OUTC14, and OUTC16 pins when using group 0 and group 1 cascaded connection)



## (1) Free-Running Operation

(The RST2 to RST0 bits in the GiBCR1 register are set to "0002")



$i=0, 3; j=0, 2, 4, 6$  (however,  $i=0$  when  $j=0, 4$ );  $k=j+1$   
 $m$ : Setting value of the GiPOj register (0000<sub>16</sub> to FFFF<sub>16</sub>)  
 $n$ : Setting value of the GiPOk register (0000<sub>16</sub> to FFFF<sub>16</sub>)  
 POijR, POikR bits: Bits in the IIO0IR to IIO11IR registers


## NOTES:

1. Waveform output when the INV bit in the GiPOCRj register is set to "0" (not inverted) and the IVL bit is set to "0" (output "L" as initial value).
2. Waveform output when the INV bit is set to "0" (not inverted) and the IVL bit is set to "1" (output "H" as initial value).

The diagram above applies under the following condition:

- The RST2 to RST0 bits in the GiBCR1 register are set to "0002" (no base timer reset), the UD1 to UD0 bits to "002" (counter increment mode), and the CAS bit to "0" (16-bit waveform generation function).
- $m < n$

## (2) The Base Timer is Reset when the Base Timer Matches the GiPO0 Register (The RST1 bit is set to "1", and the RST0 and RST2 bits are set to "0")



$i=0$  to 3;  $j=2, 4, 6$  (however,  $i=0$  when  $j=4$ );  $k=j+1$   
 $m$ : Setting value of the GiPOj register (0000<sub>16</sub> to FFFF<sub>16</sub>)  
 $n$ : Setting value of the GiPOk register (0000<sub>16</sub> to FFFF<sub>16</sub>)  
 $p$ : Setting value of the GiPO0 register (0001<sub>16</sub> to FFFD<sub>16</sub>)  
 POijR, POikR bits: Bits in the IIO0IR to IIO11IR registers

The diagram above applies under the following conditions:

- The IVL bit in the GiPOCRk register is set to "0" (outputs "0" as an initial value). The INV bit is set to "0" (not inverted).
- The UD1 to UD0 bits in the GiBCR1 register are set to "002" (counter increment mode) and the CAS bit to "0" (16-bit waveform generation function).
- $m < n < p+2$

Figure 21.26 SR Waveform Output Mode

### 21.3.4 Bit Modulation PWM Output Mode (Group 2 and 3)

In bit modulation PWM output mode, PWM output has a 16-bit resolution. Pulses are output in repetitive cycles, each cycle consisting of span  $t$  repeated 1024 times. Span  $t$ , itself, has a cycle of  $\frac{64}{f_{BTi}}$ . The six high-order bits in the GiPOj register ( $i=2$  to  $3$ ;  $j=0$  to  $7$ ) determine the "L" base width. The 10 low-order bits determine the number of span  $t$ , within a cycle, in which "L" width is extended by the minimum resolution bit width (1 clock cycle). If the INV bit is set to "1" (output is inversed), the level of the waveform being output is inversed.

Table 21.12 lists specifications of bit modulation PWM output mode. Table 21.13 lists the number of modulated span and minimum resolution bit width altered span  $t$ . Figure 21.27 shows an example of bit modulation PWM mode operation.

**Table 21.12 Bit Modulation PWM Output Mode Specifications**

Item	Specification
Output Waveform <sup>(1,2)</sup>	PWM-repeated cycle T: $\frac{65536}{f_{BTi}} (= \frac{64}{f_{BTi}} \times 1024)$ Cycle of span $t$ : $\frac{64}{f_{BTi}}$ "L" width: of $m$ spans $\frac{n+1}{f_{BTi}}$ $\frac{n}{f_{BTi}}$ of $(1024-m)$ spans Average "L" output width: $\frac{1}{f_{BTi}} \times (n + \frac{m}{1024})$ n: Setting values (six high-order bits) of the GiPOj register ( $i=2$ to $3$ ; $j=0$ to $7$ ) 00 <sub>16</sub> to 3F <sub>16</sub> m: Setting values (ten low-order bits) of the GiPOj register 00 <sub>16</sub> to 3FF <sub>16</sub>
Waveform Output Start Condition	The IFEj bit in the GiFE register is set to "1" (channel j function enabled)
Waveform Output Stop Condition	The IFEj bit is set to "0" (channel j function disabled)
Interrupt Request	The POijR bit in the interrupt request register is set to "1" when the value of the six low-order bits of the base timer matches those set in the six high-order bits of the GiPOj register (see Figure 10.14).
OUTCij Pin	Pulse signal output pin
Selectable Function	<ul style="list-style-type: none"> <li>Default value set function : Set starting waveform output level</li> <li>Inversed output function : Waveform output level is inversed and output from the OUTCij pin</li> </ul>

**NOTES:**

1. Set the RST2 to RST0 bits in the GiBCR1 register to "0002" when using the bit modulation PWM mode.
2. When the INV bit in the GiPOCRj register is set to "1" (output inversed), the "L" width and "H" width are inversed.

**Table 21.13. Number of Modulated Spans and Minimum Resolution Bit Width Extended Span  $t$**

Number of Modulated Spans	Minimum Resolution Bit Width Extended Span $t$
00 0000 0000 <sub>2</sub>	none
00 0000 0001 <sub>2</sub>	t512
00 0000 0010 <sub>2</sub>	t256, t768
00 0000 0100 <sub>2</sub>	t128, t384, t640, t896
00 0000 1000 <sub>2</sub>	t64, t192, t320, t448, t576, t704, t832, t960
⋮	⋮
10 0000 0000 <sub>2</sub>	t1, t3, t5, t7, ... t1019, t1021, t1023




Figure 21.27 Bit Modulation PWM Mode

### 21.3.5 Real-Time Port (RTP) Output Mode (Group 2 and 3)


The OUTCij pin outputs the value set in the GiRTP register in one-byte units by matching the value of the base timer with that of the GiPOj register (i=2 to 3, j=0 to 7). Table 21.14 lists specifications of RTP output mode. Figure 21.28 shows a block diagram of the RTP output function. Figure 21.29 shows an example of RTP output mode operation.

**Table 21.14 RTP Output Mode Specifications**

Item	Specification
Waveform Output Start Condition	The IFEj bit in the GiFE register (i=2 to 3, j=0 to 7) is set to "1" (channel j function enabled)
Waveform Output Stop Condition	The IFEj bit is set to "0" (channel j function disabled)
Interrupt Request	The POijR bit in the interrupt request register is set to "1" when the value of the base timer matches that of the GiPOj register (0000 <sub>16</sub> to FFFF <sub>16</sub> <sup>(1)</sup> ). (See Figure 10.14.)
OUTCij Pin	RTP output pin
Selectable Function	<ul style="list-style-type: none"> <li>• Default value set function : Set starting waveform output level</li> <li>• Inversed output function : Waveform output level is inversed and output from the OUTCij pin</li> </ul>

**NOTES:**


1. Set the GiPO0 register to 0001<sub>16</sub> to FFFD<sub>16</sub> when setting the base timer to "0000<sub>16</sub>" (the RST1 bit in the GiBCR1 register is set to "1", and the RST0 and RST2 bits are set to "0") while the values in the base timer and the GiPO0 register match



**Figure 21.28 Real-time Port Output Function Block Diagram**

## (1) Free-running operation

(RST2 to RST0 bits in the GiBCR1 register are set to "0002")

 $i=2$  to 3,  $j=0$  to 7 $m$  : Setting value of the GiPOj register (0000<sub>16</sub> to FFFF<sub>16</sub>)


POijR bit : Bits in the IIO3IR to IIO11IR registers

The above applies to the following conditions.

- The IVL bit in the GiPOCRj register is set to "0" (output "L" as an initial value). The INV bit is set to "0" (no output inverted).
- RST2 to RST0 bits in the GiBCR1 register are set to "0002" (no base timer reset).

## (2) The base timer is reset when the base timer matches the GiPO0 register

(The RST1 bit is set to "1" and both RST0 and RST2 bits are set to "0")

 $i=2$  to 3,  $j=1$  to 7 $m$  : Setting value of the GiPOj register (0000<sub>16</sub> to FFFF<sub>16</sub>) $n$  : Setting value of the GiPO0 register (0001<sub>16</sub> to FFFD<sub>16</sub>)

POijR bit : Bits in the IIO0IR to IIO11IR registers

The above applies to the following condition.

- The IVL bit in the GiPOCRj register is set to "0" (output "L" as an initial value). The INV bit is set to "0" (no output inverted).
- $m < n+2$

Figure 21.29 Real-time Port Output Mode

### 21.3.6 Parallel Real-Time Port Output Mode (Group 2 and 3)


The OUTCij pin outputs the value set by the GiRTP register in one-byte units when the value of the base timer matches that of the GiPOj register ( $i=2$  to 3,  $j=0$  to 7). Table 21.15 lists specifications of the parallel RTP output mode. Figure 21.30 shows a block diagram of the parallel RTP output function. Figure 21.31 shows an example of the parallel RTP output mode operation. (See Figure 21.7 for the G2BCR1 register and Figure 21.8 for the G3BCR1 register.)

**Table 21.15 Parallel RTP Output Mode Specifications**

Item	Specification
Waveform Output Start Condition	The IFEj bit in the GiFE register ( $i=2$ to 3, $j=0$ to 7) is set to "1" (channel j function enabled)
Waveform Output Stop Condition	The IFEj bit is set to "0" (channel j function disabled)
Interrupt Request	The POijR bit in the interrupt request register is set to "1" when value of the base timer matches that of the GiPOj register (0000 <sub>16</sub> to FFFF <sub>16</sub> <sup>(1)</sup> ). (See Figure 10.14.)
OUTCij Pin	RTP output
Selectable Function	<ul style="list-style-type: none"> <li>Default value set function: Set starting waveform output level</li> <li>Inverse output function: Waveform output level is inversed and output from the OUTCij pin</li> </ul>


**NOTES:**

1. Set the GiPO0 register to 0001<sub>16</sub> to FFFD<sub>16</sub> when setting the base timer to "0000<sub>16</sub>" (the RST1 bit in the GiBCR1 register is set to "1", and the RST0 and RST2 bits are set to "0") while the values in the base timer and the GiPO0 register match



**Figure 21.30 Parallel RTP Output Function Block Diagram**

## (1) Free-Running Operation



$m$  : Setting value of the GiPO0 register ( $0000_{16}$  to  $FFFF_{16}$ )  $i=2,3$

$n$  : Setting value of the GiPO1 register ( $0000_{16}$  to  $FFFF_{16}$ )

$p$  : Setting value of the GiPO2 register ( $0000_{16}$  to  $FFFF_{16}$ )

- POI0R, POI1R, POI2R bit : Bits in the IIO3IR to IIO11IR registers

The above applies under the following conditions.

- The IVL in the of GiPOCRj register is set to "0" (output "L" as an initial value).
  - The INV bit is set to "0" (no output inverted).
  - RST2 to RST0 bits in the GiBCR1 register are set to "0002" (no base timer reset).
- $m < n < p$


**Figure 21.31 Parallel RTP Output Mode**

## 21.4 Communication Unit 0 and 1 Communication Function

The communication function is available when two 8-bit shift registers are used with either timer measurement function or waveform generation function.


In the intelligent I/O groups 0 and 1, 8-bit clock synchronous serial I/O, 8-bit clock asynchronous serial I/O (UART) and HDLC data processing are available.

Figures 21.32 to 21.38 show registers associated with the communication function.



**Figure 21.32 G0RI to G1RI Registers and G0TO to G1TO Registers**





NOTES:

1. Set to "1" when using UART mode

**Figure 21.33 G0CR to G1CR Registers**




Figure 21.34 G0RB to G1RB Registers and G0MR to G1MR Registers

Group i SI/O Expansion Mode Register (i=0,1)<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
								G0EMR,G1EMR	00FC <sub>16</sub> , 013C <sub>16</sub>	00 <sub>16</sub>

## NOTES:

1. The GiEMR register is used in special communication mode or HDLC data processing mode. Do not use in clock synchronous serial I/O mode or UART mode.
2. The CRC is reset when a data in the GiCMP3 register matches a received data.


Group i SI/O Expansion Transmit Control Register (i=0,1)<sup>(1)</sup>

								Symbol	Address	After Reset
								G0ETC,G1ETC	00FF <sub>16</sub> , 013F <sub>16</sub>	0000 0XXX <sub>2</sub>
Bit Symbol	Bit Name		Function	RW						
____ (b2 - b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.			—						
SOF	SOF Transmit Request Bit	0 : No request to transmit SOF 1 : Request to transmit SOF		RW						
TCRCE	Transmit CRC Enable Bit	0 : Not used 1 : Used		RW						
ABTE	Arbitration Enable Bit	0 : Not used 1 : Used		RW						
TBSF0	Transmit Bit Stuffing "1" Insert Select Bit	0 : "1" is not inserted 1 : "1" is inserted		RW						
TBSF1	Transmit Bit Stuffing "0" Insert Select Bit	0 : "0" is not inserted 1 : "0" is inserted		RW						

## NOTES:

1. The GiETC register is used in special communication mode or HDLC data processing mode. Do not use in clock synchronous serial I/O mode or UART mode.

Figure 21.35 G0EMR to G1EMR Registers and G0ETC to G1ETC Registers

Group i SI/O Expansion Receive Control Register (i=0,1)<sup>(1)</sup>

Symbol  
G0ERC,G1ERC

Address  
00FD<sub>16</sub>, 013D<sub>16</sub>

After Reset  
00<sub>16</sub>


Bit Symbol	Bit Name	Function	RW
CMP0E	Data Compare Function 0 Select Bit	0 : The GiDR register (transmit data register) is not compared with the GiCMP0 register 1 : The GiDR register is compared with the GiCMP0 register	RW
CMP1E	Data Compare Function 1 Select Bit	0 : The GiDR register (transmit data register) is not compared with the GiCMP1 register 1 : The GiDR register is compared with the GiCMP1 register	RW
CMP2E	Data Compare Function 2 Select Bit	0 : The GiDR register (transmit data register) is not compared with the GiCMP2 register 1 : The GiDR register is compared with the GiCMP2 register	RW
CMP3E	Data Compare Function 3 Select Bit	0 : The GiDR register (transmit data register) is not compared with the GiCMP3 register 1 : The GiDR register is compared with the GiCMP3 register <sup>(2)</sup>	RW
RCRCE	Receive CRC Enable Bit	0 : Not used 1 : Used	RW
RSHT	Receive Shift Operation Enable Bit	0 : Disables receive shift operation 1 : Enables receive shift operation	RW
RBSF0	Receive Bit Stuffing "1" Delete Select Bit	0 : "1" is not deleted 1 : "1" is deleted	RW
RBSF1	Receive Bit Stuffing "0" Delete Select Bit	0 : "0" is not deleted 1 : "0" is deleted	RW

## NOTES:

1. The GiERC register is used in special communication mode or HDLC data processing mode. Set to "0010 00002" in clock synchronous serial I/O mode. Do not use in UART mode.
2. When the ACRC bit in the GiEMR register is set to "1" (CRC reset function used), set the CMP3E bit to "1".

Figure 21.36 G0ERC to G1ERC Registers

### Group i SI/O Special Communication Interrupt Detect Register (i=0,1)<sup>(1,2)</sup>




Symbol	Address	After Reset
G0IRF, G1IRF	00FE <sub>16</sub> , 013E <sub>16</sub>	0000 00XX <sub>2</sub>

Bit Symbol	Bit Name	Function	RW
(b1 - b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
BSERR	Bit Stuffing Error Detect Flag	0 : Not detected 1 : Detected	RW
ABT	Arbitration Lost Detect Flag	0 : Not detected 1 : Detected	RW
IRF0	Interrupt Cause Determination Flag 0 <sup>(2)</sup>	0 : The GiDR register (receive data register) does not match the GiCMP0 register 1 : The GiDR register matches the GiCMP0 register	RW
IRF1	Interrupt Cause Determination Flag 1 <sup>(2)</sup>	0 : The GiDR register (receive data register) does not match the GiCMP1 register 1 : The GiDR register matches the GiCMP1 register	RW
IRF2	Interrupt Cause Determination Flag 2 <sup>(2)</sup>	0 : The GiDR register (receive data register) does not match the GiCMP2 register 1 : The GiDR register matches the GiCMP2 register	RW
IRF3	Interrupt Cause Determination Flag 3 <sup>(2)</sup>	0 : The GiDR register (receive data register) does not match the GiCMP3 register 1 : The GiDR register matches the GiCMP3 register	RW

#### NOTES:

1. The GiETC register is used in special communication mode or HDLC data processing mode. Do not use in clock synchronous serial I/O mode or UART mode.
2. The SRTiR bit in the IIO4IR register is set to "1" if the BSERR bit, ABT bit or the IRF0 to IRF3 bits is set to "0".

### Group i Transmit Buffer (Receive Data) Register (i=0,1)<sup>(1)</sup>



Symbol	Address	After Reset
G0TB, G0DR	00EA <sub>16</sub>	Indeterminate
G1TB, G1DR	012A <sub>16</sub>	Indeterminate

Function	RW
Set data to be transmitted. Values written in these registers are written to the GiTB register. Data read from these registers in HDLC data processing mode are values written in the GiDR register	WO (RO)

#### NOTES:

1. The GiTB register and the GiDR register share addresses.

**Figure 21.37 G0IRF to G1IRF Registers and G0TB to G1TB Registers**

### Group i Data Compare Register j (i=0,1; j=0 to 3)

<div><div>b7</div><div>b0</div></div> <div></div>	Symbol	Address	After Reset	
	G0CMP0 to G0CMP3	00F0 <sub>16</sub> , 00F1 <sub>16</sub> , 00F2 <sub>16</sub> , 00F3 <sub>16</sub>	Indeterminate	
	G1CMP0 to G1CMP3	0130 <sub>16</sub> , 0131 <sub>16</sub> , 0132 <sub>16</sub> , 0133 <sub>16</sub>	Indeterminate	
	Function		Setting Range	RW
	Data to be compared		00 <sub>16</sub> to FF <sub>16</sub>	RW

#### NOTES:

- Set the GiMSK0 register to use the GiCMP0 register.  
Set the GiMSK1 register to use the GiCMP1 register.

### Group i Data Mask Register j (i=0,1; j=0,1)

<div><div>b7</div><div></div><div>b0</div></div>	Symbol	Address	After Reset	
	G0MSK0,G0MSK1	00F4 <sub>16</sub> , 00F5 <sub>16</sub>	Indeterminate	
	G1MSK0,G1MSK1	0134 <sub>16</sub> , 0135 <sub>16</sub>	Indeterminate	
<div><div></div><div></div><div></div></div>	Function		Setting Range	RW
	Masked data for received data Set bits not being compared to "1"		00 <sub>16</sub> to FF <sub>16</sub>	RW

### Group i Transmit CRC Code Register (i=0,1)

<div style="display: flex; justify-content: space-between;"> <span>b15</span> <span>b8</span> <span>b7</span> <span>b0</span> </div> <div style="border: 1px solid black; height: 20px; width: 100%;"></div>	Symbol G0TCRC, G1TCRC	Address 00FB <sub>16</sub> -00FA <sub>16</sub> , 013B <sub>16</sub> -013A <sub>16</sub>	After Reset 0000 <sub>16</sub>
<div style="border: 1px solid black; height: 20px; width: 100%;"></div> <div style="border-left: 1px dashed black; height: 40px; width: 1px; position: relative;"> <div style="position: absolute; top: 0; left: -1px; right: -1px; height: 100%;"></div> </div>	Function		RW
	Result of the transmit CRC calculation <sup>(1,2)</sup>		RO

#### NOTES:

- Calculation results are reset by setting the TE bit in the GiCR register to "0" (transmit disabled).  
Default value is determined by setting the CRCV bit in the GiEMR register.
- Transmit CRC calculation is performed with every bit of transmit data transmitted while the TCRCE bit in the GiETC register is set to "1" (used).

### Group i Receive CRC Code Register (i=0,1)

<div style="display: flex; justify-content: space-between;"> <span>b15</span> <span>b8</span> <span>b7</span> <span>b0</span> </div> <div style="border: 1px solid black; height: 20px; width: 100%;"></div>	Symbol G0RCRC, G1RCRC	Address 00F9 <sub>16</sub> -00F8 <sub>16</sub> , 0139 <sub>16</sub> -0138 <sub>16</sub>	After Reset Indeterminate
<div style="border: 1px solid black; height: 20px; width: 100%;"></div> <div style="border-left: 1px dashed black; height: 40px; width: 1px; position: relative;"> <div style="position: absolute; top: 0; left: -1px; right: -1px; height: 100%;"></div> </div>	Function		RW
	Result of the receive CRC calculation <sup>(1, 2, 3)</sup>		RO

#### NOTES:

- The calculation result is reset by setting the RCRCE bit in the GiERC register to "0" (not used). If the the ACRC bit in the GiCMPj register is set to "1" (reset), the result is reset by matching the data in the GiCMPj register with the received data.
- The result is reset to the default value selected by the CRCV bit in the GiEMR register before transmission starts.
- Transmit CRC calculation is performed with every bit of transmit data transmitted while the RCRCE bit in the GiERC register is set to "1" (used).

**Figure 21.38 G0CMP0 to G0CMP3 Registers, G1CMP0 to G1CMP3 Registers, G0MSK0 to G0MSK1 Registers, G1MSK0 to G1MSK1 Registers, G0TCRC to G1TCRC Registers, and G0RCRC to G1RCRC Registers**

### 21.4.1 Clock Synchronous Serial I/O Mode (Groups 0 and 1)

In clock synchronous serial I/O mode, data is transmitted and received with the transfer clock. When the internal clock is selected as the transfer clock, the channel 0 and channel 3 waveform generation functions generate the internal clock. ISTxDi (i=0, 1), ISCLKi, and ISRxDi share pins with INPCi0 to INPCi2 and OUTCi0 to OUTCi2.

Table 21.16 lists specifications of clock synchronous serial I/O mode. Table 21.17 lists registers to be used and their settings. Tables 21.18 to 21.21 list pin settings. Figure 21.39 shows an example of a transmit and receive operation.

**Table 21.16 Clock Synchronous Serial I/O Mode Specifications (Groups 0 and 1)**

Item	Specification
Transfer Data Format	Transfer data : 8 bits long
Transfer Clock <sup>(1, 2)</sup>	<p>When the CKDIR bit in the GiMR register (i=0, 1) is set to "0" (internal clock) : <math>\frac{f_{BTi}}{2(n+2)}</math></p> <p>n : setting value of the GiPO0 register, 0000<sub>16</sub> to FFFF<sub>16</sub></p> <ul style="list-style-type: none"> <li>The GiPO0 register determines the bit rate and the transfer clock is generated in phase-delayed waveform output mode by the channel 3 waveform generation function.</li> </ul> <p>When the CKDIR bit is set to "1" (external clock) : input from the ISCLKi pin</p>
Transmit Start Condition	<p>Set registers associated with the waveform generation function, the GiMR register and GiERC register. Then set as is written below after waiting at least one transfer clock cycle.</p> <ul style="list-style-type: none"> <li>Set the TE bit in the GiCR register to "1" (transmit enable)</li> <li>Set the TI bit in the GiCR register to "0" (data in the GiTB register)</li> </ul>
Receive Start Condition	<p>Set registers associated with the waveform generation function, the GiMR register and GiERC register. Then set as is written below after waiting at least one transfer clock cycle.</p> <ul style="list-style-type: none"> <li>Set the RE bit in the GiCR register to "1" (receive enable)</li> <li>Set the TE bit to "1" (transmit enable)</li> <li>Set the TI bit to "0" (data in the GiTB register)</li> </ul>
Interrupt Request	<ul style="list-style-type: none"> <li>While transmitting, one of the following conditions can be selected to set the SIOiTR bit to "1" (see Figure 10.14): <ul style="list-style-type: none"> <li>The IRS bit in the GiMR register is set to "0" (no data in the GiTB register) and data is transferred to the transmit register from the GiTB register</li> <li>The IRS bit is set to "1" (reception completed) and data transfer from the transmit register is completed</li> </ul> </li> <li>While receiving, the following condition can be selected to set the SIOiRR bit to "1" (see Figure 10.14): <ul style="list-style-type: none"> <li>Data is transferred from the receive register to the GiRB register</li> </ul> </li> </ul>
Error Detection	<p>Overrun error<sup>(3)</sup></p> <p>This error occurs when the 8th bit of the next data is received before reading the GiRB register</p>
Selectable Function	<ul style="list-style-type: none"> <li>LSB first/MSB first <ul style="list-style-type: none"> <li>Select either bit 0 or bit 7 to transmit/receive data</li> </ul> </li> <li>ISTxDi and ISRxDi I/O polarity inverse <ul style="list-style-type: none"> <li>ISTxDi pin output level and ISRxDi pin input level are inverted</li> </ul> </li> </ul>

**NOTES:**

- The transfer clock must be  $f_{BTi}$  divided by six or more.
- In clock synchronous serial I/O mode, set the RSHTTE bit in the GiERC register (i=0, 1) to "1" (receive shift operation enabled).
- When an overrun error occurs, the GiRB register is indeterminate.

When the OPOL bit in the GiCR register is set to "0" (no ISTxDi output polarity inverted), the ISTxDi pin outputs an "H" signal after selecting operation mode until transfer starts. When the OPOL bit is set to "1", the ISTxDi pin outputs an "L" signal.

**Table 21.17 Registers to be Used and Settings**

Register	Bit	Function
GiBCR0	BCK1 to BCK0	Set to "112"
	DIV4 to DIV0	Select divide ratio of count source
	IT	Set to "0"
GiBCR1	7 to 0	Set to "0001 00102"
GiPOCR0	7 to 0	Set to "0000 01112"
GiPOCR1	7 to 0	Set to "0000 01112"
GiPOCR3	7 to 0	Set to "0000 00102" <sup>(1)</sup>
GiPO0	15 to 0	Set the bit rate $\frac{f_{BTi}}{2 \times (\text{setting value} + 2)} = \text{transfer clock frequency}^{(1)}$
GiPO3	15 to 0	Set to a value smaller than the GiPO0 register <sup>(1)</sup>
GiFS	FSC3,1,0	Set to "0"
GiFE	IFE3,1,0	Set to "1"
GiERC	7 to 0	Set to "0010 00002"
GiMR	GMD1 to GMD0	Set to "012"
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	UFORM	Select either LSB first or MSB first
	IRS	Select how the transmit interrupt is generated
GiCR	TI	Transmit buffer empty flag
	TXEPT	Transmit register empty flag
	RI	Receive complete flag
	TE	Set to "1" to enable transmission and reception
	RE	Set to "1" to enable reception
	IPOL	Select ISRxD input polarity (usually set to "0")
	OPOL	Select ISTxD output polarity (usually set to "0")
GiTB	7 to 0	Write data to be transmitted
GiRB	15 to 0	Received data and error flag are stored

i = 0 to 1

NOTES:

1. The CKDIR bit in the GiMR register is set to "0" (internal clock)

**Table 21.18 Pin Settings (1)**

Port Name	Function	Bit and Setting					Register <sup>(1)</sup>
		PS1 Register	PSL1 Register	PSC Register	PD7 Register	IPS Register	
P73	ISTxD1 output	PS1_3 = 1	PSL1_3 = 0	PSC_3 = 1	-	-	G1POCR0
P74	ISCLK1 input	PS1_4 = 0	-	-	PD7_4 = 0	IPS1 = 0	-
	ISCLK1 output	PS1_4 = 1	PSL1_4 = 0	PSC_4 = 1	-	-	G1POCR1
P75	ISRxD1 input	PS1_5 = 0	-	-	PD7_5 = 0	IPS1 = 0	-
P76	ISTxD0 output	PS1_6 = 1	PSL1_6 = 0	PSC_6 = 0	-	-	G0POCR0
P77	ISCLK0 input	PS1_7 = 0	-	-	PD7_7 = 0	IPS0 = 0	-
	ISCLK0 output	PS1_7 = 1	-	-	-	-	G0POCR1

NOTES:

1. Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used).

**Table 21.19 Pin Settings (2)**

Port Name	Function	Bit and Setting			Register
		PS2 Register	PD8 Register	IPS register	
P80	ISRxD0 input	PS2_0 = 0	PD8_2 = 0	IPS0 = 0	-



**Table 21. 20 Pin Settings (3)**

Port Name	Function	Bit and Setting			Register <sup>(1)</sup>
		PS5 Register	PD11 Register	IPS Register	
P110	ISTxD1 output	PS5_0 = 1	-	-	G1POCR0
P111	ISCLK1 input	PS5_1 = 0	PD11_1 = 0	IPS1 = 1	-
	ISCLK1 output	PS5_1 = 1	-	-	G1POCR1
P112	ISRxD1 input	PS5_2 = 0	PD11_2 = 0	IPS1 = 1	-

**NOTES:**


- Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used).

**Table 21. 21 Pin Settings (4)**

Port Name	Function	Bit and Setting			Register <sup>(1)</sup>
		PS9 Register	PD15 Register	IPS Register	
P150	ISTxD0 output	PS9_0 = 1	-	-	G0POCR0
P151	ISCLK0 input	PS9_1 = 0	PD15_2 = 0	IPS0 = 1	-
	ISCLK0 output	PS9_1 = 1	-	-	G0POCR1
P152	ISRxD0 input	PS9_2 = 0	PD15_2 = 0	IPS0 = 1	-

**NOTES:**

- Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used).

**Figure 21.39 Transmit and Receive Operation**

### 21.4.2 Clock Asynchronous Serial I/O Mode (UART) (Groups 0 and 1)

In clock asynchronous serial I/O mode (UART), data is transmitted at a desired bit rate and in a desired transfer data format. Table 21.22 lists specifications of UART mode groups 0 and 1. Table 21.23 lists registers to be used and their settings. Tables 21.24 to 21.27 list pin settings. Figure 21.40 shows an example of transmit operation. Figure 21.41 shows an example of receive operation.

**Table 21.22 UART Mode Specifications**

Item	Specification
Transfer Data Format	<ul style="list-style-type: none"> <li>Character Bit (transfer data) : 8 bits long</li> <li>Start bit : 1 bit long</li> <li>Stop bit : select length from 1 bit or 2 bits</li> </ul>
Transfer Clock <sup>(1, 2)</sup>	<p>When the CKDIR bit in the GiMR register (i=0, 1) is set to "0" (internal clock) : <math>\frac{f_{BTi}}{2(n+2)}</math></p> <p>n : setting value of the GiPO0 register, 0000<sub>16</sub> to FFFF<sub>16</sub>.</p> <ul style="list-style-type: none"> <li>The GiPO0 register determines the bit rate.</li> </ul> <p>Transmit clock is generated in phase-delayed waveform output mode of the channel 3 waveform generation function.</p> <p>Receive clock is generated with the channel 2 time measurement function.</p>
Transmit Start Condition	<p>Set the registers associated with the waveform generation function, the GiMR register and GiERC register. Then, set as is written below after waiting at least one transfer clock cycle.</p> <ul style="list-style-type: none"> <li>Set the TE bit in the GiCR register to "1" (transmit enable)</li> <li>Set the TI bit in the GiCR register to "0" (data in the GiTB register)</li> </ul>
Receive Start Condition	<p>Set the registers associated with the waveform generation function, the GiMR register and GiERC register. Then, set as is written below after waiting at least one transfer clock cycle.</p> <ul style="list-style-type: none"> <li>Set the RE bit in the GiCR register to "1" (receive enable)</li> <li>Detect the start bit</li> </ul>
Interrupt Request	<ul style="list-style-type: none"> <li>While transmitting, one of the following conditions can be selected to set the SIOiTR bit to "1" (see Figure 10.14): <ul style="list-style-type: none"> <li>The IRS bit in the GiMR register is set to "0" (no data in the GiTB register) and data is transferred to the transmit register from the GiTB register.</li> <li>The IRS bit is set to "1" (reception completed) and data transfer from the transmit register is completed</li> </ul> </li> <li>While receiving, the following condition can be selected to set the SIOiRR bit to "1" (see Figure 10.14) : <ul style="list-style-type: none"> <li>Data is transferred from the receive register to the GiRB register (data reception is completed)</li> </ul> </li> </ul>
Error detection	<ul style="list-style-type: none"> <li>Overrun error<sup>(3)</sup> <p>This error occurs when the final stop bit of the next data is received before reading the GiRB register</p> </li> <li>Framing Error <p>This error occurs when the number of the stop bits set is not detected</p> </li> </ul>
Selectable function	<ul style="list-style-type: none"> <li>Stop bit length <p>The length of the stop bit is selected from 1 bit or 2 bits</p> </li> <li>LSB first/MSB first <p>Select either bit 0 or bit 7 to transmit/receive data</p> </li> </ul>

**NOTES:**

1. The transfer clock must be  $f_{BTi}$  divided by six or more.
2. Set the GiPOCR2 register and the GiTMCR2 register.
3. When an overrun error occurs, the GiRB register is indeterminate.

**Table 21.23 Registers to be Used and Settings**

Register	Bit	Function
GiBCR0	BCK1 to BCK0	Set to "112"
	DIV4 to DIV0	Select divide ratio of count source
	IT	Set to "0"
GiBCR1	7 to 0	Set to "0001 00102"
GiPOCR0	7 to 0	Set to "0000 01112"
GiPOCR2	7 to 0	Set to "0000 01102"
GiPOCR3	7 to 0	Set to "0000 00102"
GiTMCR2	7 to 0	Set to "0000 00102"
GiPO0	15 to 0	Set bit rate $\frac{f_{BTi}}{2 \times (\text{setting value} + 2)} = \text{transfer clock frequency}$
GiPO3	15 to 0	Set to a value smaller than the GiPO0 register
GiFS	FSC3 to FSC0	Set to "01002"
GiFE	IFE3 to IFE0	Set to "11012"
GiMR	GMD1 to GMD0	Set to "002"
	CKDIR	Set to "0"
	STPS	Select stop bit length
	UFORM	Select LBS first or MSB first
	IRS	Select how the receive interrupt is generated
GiCR	TI	Transmit buffer empty flag
	TXEPT	Transmit register empty flag
	RI	Receive complete flag
	TE	Set to "1" to enable transmission
	RE	Set to "1" to enable reception
	IPOL	Set to "1"
	OPOL	Set to "1"
GiTB	7 to 0	Write data to be transmitted
GiRB	15 to 0	Received data and error flag are stored

i = 0 to 1

**Table 21.24 Pin Settings in UART Mode (1)**

Port Name	Function	Bit and Setting					Register <sup>(1)</sup>
		PS1 Register	PSL1 Register	PSC Register	PD7 Register	IPS Register	
P73	ISTxD1 output	PS1_3 = 1	PSL1_3 = 0	PSC_3 = 1	-	-	G1POCR0
P75	ISRxD1 input	PS1_5 = 0	-	-	PD7_5 = 0	IPS1 = 0	-
P76	ISTxD0 output	PS1_6 = 1	PSL1_6 = 0	PSC_6 = 0	-	-	G0POCR0

**NOTES:**

1. Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used).

**Table 21.25 Pin Settings (2)**

Port Name	Function	Bit and Setting				Register
		PS2 Register	PSL2 Register	PD8 Register	IPS Register	
P80	ISRxD0 input	PS2_0 = 0	-	PD8_0 = 0	IPS0 = 0	-

**Table 21.26 Pin Settings (3)**

Port Name	Function	Bit and Setting			Register <sup>(1)</sup>
		PS5 Register	PD11 Register	IPS Register	
P110	ISTxD1 output	PS5_0 = 1	-	-	G1POCR0
P112	ISRxD1 input	PS5_2 = 0	PD11_2 = 0	IPS1 = 1	-

**NOTES:**

1. Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used).

**Table 21.27 Pin Settings (4)**

Port Name	Function	Bit and Setting			Register <sup>(1)</sup>
		PS9 Register	PD15 Register	IPS Register	
P150	ISTxD0 output	PS9_0 = 1	-	-	G0POCR0
P152	ISRxD0 input	-	PD15_2 = 0	IPS0 = 1	-

**NOTES:**

1. Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used).




Figure 21.40 Transmit Operation




Figure 21.41 Receive Operation

### 21.4.3 HDLC Data Processing Mode (Group 0 and 1)

In HDLC data processing mode, bit stuffing, flag detection, abort detection and CRC calculation are available for HDLC control. The channel 0 and 1 are used to generate the transfer clock. No pins are used.

To convert data, data to be transmitted is written to the GiTB register (i=0,1) and the data conversion result is restored after data conversion. If any data are in the GiTO register after data conversion, the conversion is terminated. If no data is in the GiTO register, bit stuffing processing is executed regardless of there being no data in the transmit output buffer. A CRC value is calculated every time one bit is converted. If no data is in the GiRI register, received data conversion is terminated.

Table 21.28 list specifications of the HDLC data processing mode. Table 21.29 lists registers to be used and their settings.

**Table 21.28 HDLC Processing Mode Specifications**

Item	Specification
Input Data Format	8-bit data fixed, bit alignment is optional
Output Data Format	8-bit data fixed
Transfer Clock	<p>When the CKDIR bit in the GiMR register (i=0, 1) is set to "0" (internal clock) : <math>\frac{f_{BTi}}{n+2}</math></p> <p>n : setting value of the GiPO0 register 0000<sub>16</sub> to FFFF<sub>16</sub></p> <ul style="list-style-type: none"> <li>The GiPO0 register determines bit rate.</li> </ul> <p>The transfer clock is generated in phase-delayed waveform output mode of the channel 1 waveform generation function.</p> <p>When the RSHTe bit in the GiERC register is set to "1" (reception shift operation enabled), the transfer clock is generated in the receiver</p>
I/O Method	<ul style="list-style-type: none"> <li>While transmitting, value set in the GiTB register is converted in HDLC data processing mode and transferred to the GiTO register</li> <li>While receiving, value set in the GiRI register is converted in HDLC data processing mode and transferred to the GiRB register. The value in the GiRI register is also transferred to the GiDR register (received data register).</li> </ul>
Bit Stuffing	<p>While transmitting, "0" following five consecutive "1" is inserted.</p> <p>While receiving, "0" following five consecutive "1" is deleted.</p>
Flag Detection	Write the flag data "7E <sub>16</sub> " to the GiCMP3 register to use the special communication interrupt (the SRTiR bit in the IIO4IR register)
Abort Detection	Write the masked data "01 <sub>16</sub> " to the GiMSKk(k=0, 1) register
CRC	<p>The CRC1 to CRC0 bits are set to "112" (<math>X^{16}+X^{12}+X^5+1</math>)</p> <p>The CRCV bit is set to "1" (set to "FFFF<sub>16</sub>")</p> <ul style="list-style-type: none"> <li>While transmitting, CRC calculation result is stored into the GiTCRC register. The TCRCE bit in the GiETC register is set to "1" (transmit CRC used). The CRC calculation result is reset when the TE bit in the GiCR register is set to "0" (transmit disabled)<sup>(1)</sup>.</li> <li>While receiving, CRC calculation result is stored into the GiRCRC register. The RCRCE bit in the GiERC register is set to "1" (receive CRC used). The CRC calculation result is reset by comparing the flag data "7E<sub>16</sub>" and matching the result with the value in the GiCMP3 register. The ACRC bit in the GiEMR register is set to "1" (CRC reset)<sup>(2)</sup></li> </ul>

**Table 21.28 HDLC Processing Mode Specifications (Continued)**

Item	Specification
Data Processing Start Conditions	<p>The following conditions are required to start transmit data processing:</p> <ul style="list-style-type: none"> <li>• The TE bit in the GiCR register is set to "1" (transmit enable)</li> <li>• Data is written to the GiTB register</li> </ul> <p>The following conditions are required to start receive data processing:</p> <ul style="list-style-type: none"> <li>• The RE bit in the GiCR register is set to "1" (receive enable)</li> <li>• Data is written to the GiRI register</li> </ul>
Interrupt Request <sup>(3)</sup>	<p>During transmit data processing,</p> <p>(1) One of the following conditions can be selected to set the GiTOR bit in the interrupt request register to "1" (interrupt request) (see Figure 10.14)</p> <ul style="list-style-type: none"> <li>– When the IRS bit in the GiMR register is set to "0" (no data in the GiTB register) and data is transferred from the GiTB register to the transmit register (transmit start)</li> <li>– When the IRS bit is set to "1" (reception completed) and data transfer from the transmit register to the GiTO register is completed</li> </ul> <p>(2) When data, which is already converted to HDLC data, is transferred from the receive register of the GiTO register to the transmit buffer, the GiTOR bit is set to "1"</p> <p>During received data processing,</p> <p>(1) When data is transferred from the GiRI register to the GiRB register (reception completed), the GiRIR bit is set to "1" (See Figure 10.14)</p> <p>(2) When received data is transferred from the receive buffer of the GiRI register to the receive register, the GiRIR bit is set to "1"</p> <p>(3) When the GiTB register is compared to the GiCMPj register (j=0 to 3), the SRTiR bit is set to "1"</p>

**NOTES:**

1. Set the CRCV bit and ACRC bit in the GiEMR register to "1".
2. The CRC calculation circuit is reset after the GiRCRC register stores CRC data.
3. See Figure 10.14 for details on the GiTOR bit, GiRIR bit and SRTiR bit.

**Table 21.29 Registers to be Used and Settings**

Register	Bit	Function
GiBCR0	BCK1 to BCK0	Select count source
	DIV4 to DIV0	Select divide ratio of count source
	IT	Select the base timer interrupt
GiBCR1	7 to 0	Set to "0001 0010 <sub>2</sub> "
GiPOCR0	7 to 0	Set to "0000 0000 <sub>2</sub> "
GiPOCR1	7 to 0	Set to "0000 0000 <sub>2</sub> "
GiPO0	15 to 0	Set bit rate
GiPO1	15 to 0	Set the timing of the rising edge of the transfer clock. Timing of the falling edge (high-level signal ("H") width of the transfer clock) is fixed. Setting value of GiPO1 ≤ Setting value of GiPO0 .
GiFS	FSC1 to FSC0	Set to "00 <sub>2</sub> "
GiFE	IFE1 to IFE0	Set to "11 <sub>2</sub> "
GiMR	GMD1 to GMD0	Set to "11 <sub>2</sub> "
	CKDIR	Set to "0"
	UFORM	Set to "0"
	IRS	Select how the transmit interrupt is generated
GiEMR	7 to 0	Set to "1111 0110 <sub>2</sub> "
GiCR	TI	Transmit buffer empty flag
	TXEPT	Transmit register empty flag
	RI	Receive complete flag
	TE	Transmit enable bit
	RE	Receive enable bit
GiETC	SOF	Set to "0"
	TCRCE	Select whether the transmit CRC is used or not
	ABTE	Set to "0"
	TBSF0, TBSF1	Transmit bit stuffing
GiERC	CMP2E to CMP0E	Select whether received data is compared or not
	CMP3E	Set to "1"
	RCRCE	Select whether receive CRC is used or not
	RSHTe	Set to "1" to use it in the receiver
	RBSF0, RBSF1	Receive bit stuffing
GiIRF	BSERR, ABT	Set to "0"
	IRF3 to IRF0	Select how an interrupt is generated
GiCMP0, GiCMP1	7 to 0	Write "FE <sub>16</sub> " to abort processing
GiCMP2	7 to 0	Data to be compared
GiCMP3	7 to 0	Write "7E <sub>16</sub> "
GiMSK0, GiMSK1	7 to 0	Write "01 <sub>16</sub> " to abort processing
GiTCRC	15 to 0	Transmit CRC calculation result can be read
GiRCRC	15 to 0	Receive CRC calculation result can be read
GiTO	7 to 0	Data, which is output from a transmit data generation circuit, can be read
GiRI	7 to 0	Set data input to a receive data generation circuit
GiRB	7 to 0	Received data is stored
GiTB	7 to 0	For transmission : write data to be transmitted For reception : received data for comparison is stored

i = 0,1



## 21.5 Group 2 Communication Function

The communication function is available when two 8-bit shift registers are used with the waveform generation function.

In the intelligent I/O group 2, the variable clock synchronous serial I/O or IEBus<sup>(1)</sup> communication function is available. Figures 21.42 to 21.45 show registers associated with the communication function.

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.




Figure 21.42 G2TB and G2RB Register

### Group 2 SI/O Communication Mode Register

								Symbol G2MR	Address 016A <sub>16</sub>	After Reset 00XX X000 <sub>2</sub>
Bit Symbol	Bit Name	Function	RW							
GMD0	Communication Mode Select Bit	b1b0 0 0 : Communication unit is reset (The OER bit is set to "0") <sup>(1)</sup> 0 1 : Clock synchronous serial I/O mode <sup>(2)</sup> 1 0 : IE mode <sup>(2)</sup> 1 1 : Do not set to this value	RW							
GMD1			RW							
CKDIR	Internal/External Clock Select Bit	0 : Internal clock 1 : External clock	RW							
____ (b5 - b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—							
UFORM	Transfer Direction Select Bit	0 : LSB first 1 : MSB first	RW							
IRS	Transmit Interrupt Cause Select Bit	0 : No data is in the transmit buffer 1 : Transmission is completed	RW							

#### NOTES:

- Run the base timer clock for one or more cycles after the GMD1 to GMD0 bits are set to "002" (communication unit reset).
- Set the GMD1 to GMD0 bits to "012" (clock synchronous serial I/O mode) or "102" (IE mode) while the base timer clock is stopped.

### Group 2 SI/O Communication Control Register

<div><div><div>b7</div><div>b6</div><div>b5</div><div>b4</div><div>b3</div><div>b2</div><div>b1</div><div>b0</div></div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div>								Symbol G2CR	Address 016B <sub>16</sub>	After Reset 0000 X000 <sub>2</sub>		
								Bit Symbol	Bit Name	Function	RW	
								TE	Transmit Enable Bit	0 : Transmit disabled 1 : Transmit enabled	RW	
								TXEPT	Transmit Register Empty Flag	0 : Data is in the transmit register (during transmission) 1 : No data is in the transmit register (transmission is completed)	RO	
								TI	Transmit Buffer Empty Flag	0 : Data is in the G2TB register 1 : No data is in the G2TB register	RO	
								— (b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.			—
								RE	Receive Enable Bit <sup>1</sup>	0 : Receive disabled 1 : Receive enabled	RW	
								RI	Receive Complete Flag	0 : No data is in the G2RB register 1 : Data is in the G2RB register	RO	
								OPOL	ISTxD Output Polarity Switch Bit	0 : No inverse 1 : Inverse	RW	
								IPOL	ISRxD Input Polarity Switch Bit <sup>(1)</sup>	0 : No inverse 1 : Inverse	RW	

#### NOTES:

- The group 2 base timer may be reset when rewriting the RE or IPOL bit. To avoid resetting, set the RST2 bit in the G2BCR1 register to "0" (no base timer reset by a reset request from the communication function).

Figure 21.43 G2MR and G2CR Register

### Group 2 IEBus Control Register

<div style="display: flex; justify-content: space-around; align-items: center;"><span>b7</span><span>b6</span><span>b5</span><span>b4</span><span>b3</span><span>b2</span><span>b1</span><span>b0</span></div> <div style="display: flex; justify-content: space-around; align-items: center;"><div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px;"></div><div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px;"></div><div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px; background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px);"></div><div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px; background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px);"></div><div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px; background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px);"></div><div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px;"></div><div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px;"></div><div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px;"></div></div>								Symbol IECR	Address 0172 <sub>16</sub>	After Reset 00XX X000 <sub>2</sub>	
								Bit Symbol	Bit Name	Function	RW
								IEB	IEBus Enable Bit <sup>(1)</sup>	0 : Disables IEBus <sup>(2)</sup> 1 : Enables IEBus	RW
								IETS	IEBus Transmit Start Request Bit	0 : Transmission is completed 1 : Transmission is started	RW
								IEBBS	IEBus Busy Flag	0 : Idle state 1 : Busy state (start condition is detected)	RO
								_____ (b5 - b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
								DF	Digital Filter Select Bit	0 : No digital filter 1 : Digital filter	RW
								IEM	IEBus Mode Select Bit	0 : Mode 1 1 : Mode 2	RW

#### NOTES:


1. Set the IEB bit while the base timer clock is stopped.
2. After the IEB bit is set to "0", keep "0" for at least 1 f<sub>BT2</sub> cycle. Set the BCK1 to BCK0 bits in the G2BCR0 register to "00<sub>2</sub>" (clock stop) when setting the IEB bit to "1".

### Group 2 IEBus Address Register

<div style="display: flex; justify-content: space-around; align-items: center;"> <span>b15 b8 b7 b0</span> <div style="border: 1px solid black; padding: 2px;"> <div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px; background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px);"></div> <div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px; background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px);"></div> <div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px; background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px);"></div> <div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px; background: repeating-linear-gradient(45deg, transparent, transparent 2px, black 2px, black 4px);"></div> <div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px;"></div> <div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px;"></div> <div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px;"></div> <div style="border: 1px solid black; width: 15px; height: 15px; margin: 1px;"></div> </div> </div>								Symbol IEAR	Address 0171 <sub>16</sub> - 0170 <sub>16</sub>	After Reset Indeterminate
								Function		RW
								Address data		RW
								Address data		RW
								Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

Figure 21.44 IECR and IEAR Registers

## Group 2 IEBus Transmit Interrupt Cause Determination Register



Symbol  
IETIF

Address  
0173<sub>16</sub>


After Reset  
XXX0 0000<sub>2</sub>

Bit Symbol	Bit Name	Function	RW
IETNF	Normal Complete Flag <sup>(1)</sup>	0 : Transmission is completed in error 1 : Transmission is completed as expected	RW
IEACK	ACK Error Flag <sup>(1)</sup>	0 : No error found 1 : Error found	RW
IETMB	Maximum Transfer Byte Error Flag <sup>(1)</sup>	0 : No error found 1 : Error found	RW
IETT	Timing Error Flag <sup>(1)</sup>	0 : No error found 1 : Error found	RW
IEABL	Arbitration Lost Flag <sup>(1)</sup>	0 : No error found 1 : Error found	RW
— (b7 - b5)	Nothing is assigned. When write, set to "0". When read, its contents is indeterminate.		—

### NOTES:

1. This bit can be set to "0" by program, but cannot be set to "1". Set to "0" by setting the IEB bit in the IECR register to "0" (IEBus disabled to use).

## Group 2 IEBus Receive Interrupt Cause Determination Register



Symbol  
IERIF

Address  
0174<sub>16</sub>

After Reset  
XXX0 0000<sub>2</sub>

Bit Symbol	Bit Name	Function	RW
IERNF	Normal Completed Flag <sup>(1)</sup>	0 : Transmission is completed in error 1 : Transmission is completed as expected	RW
IEPAR	Parity Error Flag <sup>(1)</sup>	0 : No error found 1 : Error found	RW
IERMB	Max. Transfer Byte Error Flag <sup>(1)</sup>	0 : No error found 1 : Error found	RW
IERT	Timing Error Flag <sup>(1)</sup>	0 : No error found 1 : Error found	RW
IERETC	Other Cause Receive Completed Flag <sup>(1)</sup>	0 : No error found 1 : Error found	RW
— (b7 - b5)	Nothing is assigned. When write, set to "0". When read, its contents is indeterminate.		—

### NOTES:

1. This bit can be set to "0" by program, but not to "1". Set to "0" by setting the IEB bit in the IECR register to "0" (IEBus disabled to use).

Figure 21.45 IETIF and IERIF Registers

### 21.5.1 Variable Clock Synchronous Serial I/O Mode (Group 2)

In variable clock synchronous serial I/O mode, data is transmitted and received using the transfer clock. The length of data transferred is selected from 1 to 8 bits. Table 21.30 lists specifications of the group 2 variable clock synchronous serial I/O mode. Table 21.31 lists registers to be used and their settings. Tables 21.32 to 21.35 lists pin settings. Figure 21.46 shows an example of a transmit and receive operation.

**Table 21.30 Variable Clock Synchronous Serial I/O Mode Specifications (Group 2)**

Item	Specification
Transfer Data Format	<ul style="list-style-type: none"> <li>Transfer data length : 1 to 8 bits</li> </ul>
Transfer Clock <sup>(1)</sup>	<ul style="list-style-type: none"> <li>When the CKDIR bit in the G2MR register is set to "0" (internal clock) : <math>\frac{f_{BT2}}{2(n+2)}</math>  n : setting value of the G2PO0 register 0000<sub>16</sub> to FFFF<sub>16</sub>  The G2PO0 register determines bit rate and the transfer clock is generated in phase-delayed waveform output mode of the channel 2 waveform generation function.</li> <li>When the CKDIR bit is set to "1" (external clock) : input from the ISCLK2 pin<sup>(2)</sup></li> </ul>
Transmit Start Condition	<ul style="list-style-type: none"> <li>To start transmitting, the following conditions are required : <ul style="list-style-type: none"> <li>Set the TE bit in the G2CR register to "1" (transmit enable)</li> <li>Write data to the G2TB register</li> </ul> </li> </ul>
Receive Start Condition	<ul style="list-style-type: none"> <li>To start receiving, the following conditions are required : <ul style="list-style-type: none"> <li>Set the RE bit in the G2CR register to "1" (receive enable)</li> <li>Set the TE bit in the G2CR register to "1" (transmit enable)</li> <li>Write data to the G2TB register</li> </ul> </li> </ul>
Interrupt Request	<ul style="list-style-type: none"> <li>While transmitting, one of the following conditions can be selected to set the SIO2TR bit in the IIO6IR register to "1" (see Figure 10.14): <ul style="list-style-type: none"> <li>The IRS bit in the G2MR register is set to "0" (no data in the G2TB register): when data is transferred from the G2TB register to the transmit register.</li> <li>The IRS bit is set to "1" (reception completed): when data transfer from the transmit register is completed</li> </ul> </li> <li>While receiving, the following condition can be selected to set the SIO2RR bit in the IIO5IR register to "1" (interrupt request) (see Figure 10.14): when data is transferred from the receive register to the G2RB register (data reception is completed)</li> </ul>
Error Detection	<p>Overflow error<sup>(3)</sup></p> <p>This error occurs when receiving the j bit (j=1 to 8) of the next data (transfer data length: j bits) before reading the G2RB register</p>
Selectable Function	<ul style="list-style-type: none"> <li>LSB first/MSB first Select either bit 0 or bit 7 to transmit/receive data</li> <li>ISTxD2 and ISRxD2 I/O polarity inverse ISTxD2 pin output level and ISRxD2 pin input level are inversed</li> <li>Data transfer bit length Select from 1 to 8 bits</li> </ul>

**NOTES:**

1. The transfer clock must be f<sub>BT2</sub> divided by six or more when both transfer clock and transfer data are transmitted. Under conditions other than this, the transfer clock must be f<sub>BT2</sub> divided by 20 or more.
2. Transfer clocks must be f<sub>BT2</sub> divided by 20 or more.
3. When an overrun error occurs, the G2RB register is indeterminate.

**Table 21.31 Register to be Used and Settings**

Register	Bit	Function
G2BCR0	BCK1 to BCK0	Set to "112"
	DIV4 to DIV0	Select divide ratio of count source
	IT	Set to "0"
G2BCR1	7 to 0	Set to "0001 00102"
G2POCR0	7 to 0	Set to "0000 01112"
G2POCR1	7 to 0	Set to "0000 01112"
G2BCR2	7 to 0	Set to "0000 00102"
G2PO0	15 to 0	Set bit rate $\frac{f_{BT2}}{2 \times (\text{setting value} + 2)} = \text{transfer clock frequency}$
G2PO2	15 to 0	Set to a value smaller than the G2PO0 register
G2FE	IFE2 to IFE0	Set to "1112"
G2MR	GMD1 to GMD0	Set to "012"
	CKDIR	Select internal or external clock
	UFORM	Select either LSB first or MSB first
	IRS	Select how the transmit interrupt is generated
G2CR	TE	When transmission is enabled, set to "1"
	TXEPT	Transmit register empty flag
	TI	Transmit buffer empty flag
	RE	When reception is enabled, set to "1"
	RI	Receive complete flag
	OPOL	ISTxD2 output polarity inverse (usually set to "0")
	IPOL	ISRxD2 input polarity inverse (usually set to "0")
G2TB	15 to 0	Write transfer bit length and transmit data
G2RB	15 to 0	Received data and error flag are stored

**Table 21.32 Pin Settings (1)**

Port Name	Function	Bit and Setting					Register <sup>(2)</sup>
		PS1 Register	PSL1 Register	PSC Register	PD7 Register	IPS Register	
P70 <sup>(1)</sup>	ISTxD2 output	PS1_0 = 1	PSL1_0 = 0	PSC_0 = 1	-	-	G2POCR0
P71	ISRxD2 input	PS1_1 = 0	-	-	PD7_1 = 0	IPS5 to 4 = 002	-

NOTES:

1. P70 is a port for the N-channel open drain output.
2. Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function is used).

**Table 21.33 Pin Settings (2)**

Port Name	Function	Bit and Setting				Register <sup>(2)</sup>
		PS3 Register <sup>(1)</sup>	PSL3 Register	PD9 Register <sup>(1)</sup>	IPS Register	
P91	ISRxD2 input	PS3_1=0	-	PD9_1=0	IPS5 to 4=012	-
P92	ISTxD2 output	PS3_2=1	PSL3_2=1	-	-	G2POCR0

NOTES:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.
2. Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used).

**Table 21.34 Pin Settings (3)**

Port Name	Function	Bit and Setting				Register <sup>(1)</sup>
		PS0 Register	PSL0 Register	PD6 Register	IPS Register	
P64	ISCLK2 input	PS0_4 = 0	-	PD6_4 = 0	IPS6 = 0	-
	ISCLK2 output	PS0_4 = 1	PSL0_4 = 1	-	-	G2POCR1

NOTES:

1. Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used).

**Table 21.35 Pin Settings (4)**

Port Name	Function	Bit and Setting			Register <sup>(1)</sup>
		PS7 Register	PD13 Register	IPS Register	
P134	ISTxD2 output	PS7_4 = 1	-	-	G2POCR0
P135	ISRxD2 input	PS7_5 = 0	PD13_5 = 0	IPS5 to 4 = 102	-
P136	ISCLK2 input	PS7_6 = 0	PD13_6 = 0	IPS6 = 1	-
	ISCLK2 output	PS7_6 = 1	-	-	G2POCR1

NOTES:

1. Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used).




Figure 21.46 Transmit and Receive Operation



### 21.5.2 IEBus Mode (Group 2)

Table 21.36 lists specifications of IEBus mode. Table 21.37 lists registers to be used and settings. Tables 21.38 to 21.40 lists pin settings.

**Table 21.36 IEBus Mode Specification**

Item	Specification
Transfer Data Format	<ul style="list-style-type: none"> <li>Transfer data length: 1 to 8 bits</li> </ul>
Transfer Clock	<ul style="list-style-type: none"> <li>When the CKDIR bit in the G2MR register is set to "0" (internal clock) : <math>\frac{f_{BT2}}{2(n+2)}</math>  n : setting value of the G2PO0 register, 0000<sub>16</sub> to FFFF<sub>16</sub>.  The G2PO0 register determines bit rate and the transfer clock is generated in phase-delayed waveform output mode of the channel 2 waveform generation function.  The G2PO2 register = <math>(n+2)/2^{(1)}</math></li> <li>When the CKDIR bit is set to "1" (external clock) : input from the ISCLK2 pin<sup>(2)</sup></li> </ul>
Transmit Start Condition	<p>To start transmitting, the following conditions are required :</p> <ul style="list-style-type: none"> <li>Set the TE bit in the G2CR register to "1" (transmit enable)</li> <li>Write data to G2TB register</li> </ul>
Receive Start Condition	<p>To start receiving, the following requirements must be met:</p> <ul style="list-style-type: none"> <li>Set the RE bit in the G2CR register to "1" (receive enable)</li> <li>Set the TE bit in the G2CR register to "1" (transmit enable)</li> <li>Write data to the G2TB register</li> </ul>
Interrupt Request	<ul style="list-style-type: none"> <li>While transmitting, the following conditions can be selected to set the SIO2TR bit in the IIO6R register to "1" (see Figure 10.14): <ul style="list-style-type: none"> <li>The IRS bit in the G2MR register is set to "0" (no data in the G2TB register): when data is transferred to the transmit register from the G2TB register (transmission started)</li> <li>The IRS bit is set to "1" (reception completed): when data transfer from the transmit register to the G2TO register is completed</li> </ul> </li> <li>While receiving, the following condition can be selected to set the SIO2RR bit in the IIO5R register to "1" (see Figure 10.14): when data is transferred from receive register to the G2RB register (data reception is completed)</li> </ul>
Error Detection	<p>Overflow error<sup>(3)</sup></p> <p>This error occurs when receiving the j bit (j=1 to 8) of the next data (transfer data length: j bits) before reading the G2RB register</p>
Selectable Function	<ul style="list-style-type: none"> <li>LSB first/MSB first select Select either bit 0 or bit 7 to transmit/receive data</li> <li>ISTxD2 and ISRxD2 I/O polarity inverse ISTxD2 pin output and ISRxD2 pin input levels are inversed</li> <li>Data transfer bit length Select from 1 to 8 bits</li> </ul>

**NOTES:**

1. The transfer clock must be f<sub>BT2</sub> divided by six or more when both transfer clock and transfer data are transmitted. Under conditions other than this, the transfer clock must be f<sub>BT2</sub> divided by 20 or more.
2. Transfer clock must be input f<sub>BT2</sub> divided by 20 or more.
3. When an overrun error occurs, the G2RB register is indeterminate.

**Table 21.37 Registers to be Used and Settings**

Register	Bit	Function
G2BCR0	BCK1 to BCK0	Set to "112"
	DIV4 to DIV0	Select divide ratio of count source
	IT	Set to "0"
G2BCR1	7 to 0	Set to "00010010z"
G2POCR0 to G2POCR7	MOD2 to MOD0	Set to "1112"
	PRT	Set to "0"
	IVL	Set to "0"
	RLD	Set to "0"
	RTP	Set to "0"
	INV	Set to "0"
G2PO0 to G2PO7	15 to 0	Set compared data for waveform generation
G2FE	7 to 0	Set bit of corresponding channel to "1"
G2MR	GMD1 to GMD0	Select serial I/O mode
	CKDIR	Select internal clock or external clock
	UFORM	Select either LSB first or MSB first
	IRS	Select how the transmit interrupt is generated
G2CR	TI	Transmit buffer empty flag
	TXEPT	Transmit register empty flag
	RI	Receive complete flag
	TE	When transmission is enabled, set to "1"
	RE	When reception is enabled, set to "1"
	IPOL	ISRx2 output polarity inverse (usually set to "0")
	OPOL	ISTx2 output polarity inverse (usually set to "0")
IECR	IEB	Set to "1"
	IETS	When transmission starts, set to "1"
	IEBBS	Select IEBus busy flag
	DF	Select whether the digital filter is available or not
	IEM	Select mode
IEAR	11 to 0	Set address data
IETIF	IETNF	Normal complete flag when transmitting
	IEACK	ACK error flag when transmitting
	IETMB	Maximum transfer byte error flag when transmitting
	IETT	Timing error flag when transmitting
	IEABL	Arbitration lost flag when transmitting
IERIF	IERNF	Normal complete flag when receiving
	IEPAR	Parity error flag when receiving
	IERMB	Maximum transfer byte error flag when receiving
	IERT	Timing error flag when receiving
	IERETC	Other cause receive completed flag when receiving
G2RB	7 to 0	Received data and error flag are stored
	OER	Overflow error flag
G2TB	7 to 0	Write transfer bit length and data to be transmitted

**Table 21.38 Pin Settings (1)**

Port Name	Function	Bit and Setting					Register <sup>(2)</sup>
		PS1 Register	PSL1 Register	PSC Register	PD7 Register	IPS Register	
P70 <sup>(1)</sup>	IEOUT output	PS1_0 = 1	PSL1_0 = 0	PSC_0 = 1	-	-	G2POCR0
P71	IEIN input	PS1_1 = 0	-	-	PD7_1 = 0	IPS5 to 4 = 002	-

**NOTES:**

1. P70 is a port for the N-channel open drain output.
2. Set the MOD2 to MOD0 bits in the G2POCR0 register to "1112".

**Table 21.39 Pin Settings (2)**

Port Name	Function	Bit and Setting				Register <sup>(1)</sup>
		PS3 Register <sup>(2)</sup>	PSL3 Register	PD9 Register <sup>(2)</sup>	IPS Register	
P91	IEIN input	PS3_1 = 0	-	-	IPS5 to 4 = 012	-
P92	IEOUT output	PS3_2 = 1	PSL3_2 = 1	PD9_2 = 0	-	G2POCR0

**NOTES:**

1. Set the MOD2 to MOD0 bits in the G2POCR0 register to "1112".
2. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

**Table 21.40 Pin Settings (3)**

Port Name	Function	Bit and Setting			Register <sup>(1)</sup>
		PS7 Register	PSL7 Register	IPS Register	
P134	IEOUT output	PS7_4 = 1	-	-	G2POCR0
P135	IEIN input	PS7_5 = 0	PD13_5 = 0	IPS5 to 4 = 102	-

**NOTES:**

1. Set the MOD2 to MOD0 bits in the G2POCR0 register to "1112".

## 21.6 Group 3 Communication Function

The communication function is available when two 16-bit shift registers are used with the waveform generation function.

In the intelligent I/O group 3, 8-bit or 16-bit synchronous communication function is available. Figures 21.47 to 21.49 show registers associated with the communication function.





Figure 21.47 G3TB Register and G3RB Register


### Group 3 SI/O Communication Mode Register

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
		X	X					G3MR	017A <sub>16</sub>	00XX 0000 <sub>2</sub>	
											
Bit Symbol	Bit Name		Function		RW						
GMD0	Communication Mode Select Bit		b1 b0 0 0 : Communication unit is reset (The ROER bit is set to "0")		RW						
0 1 : Clock synchronous serial I/O mode 1 0 : Do not set to this value 1 1 : Do not set to this value			RW								
GMD1											
CKDIR	Internal/External Clock Select Bit		0 : Internal clock 1 : External clock		RW						
TLD	Transfer Data Length Select Bit		0 : 16 bits long 1 : 8 bits long		RW						
(b5 - b4)		Nothing is assigned. When write, set to "0". When read, its content is indeterminate.				—					
UFORM	Transfer Format Select Bit		0 : LSB first 1 : MSB first		RW						
IRS	Transmit Interrupt Cause Select Bit		0 : No data is in the transmit buffer 1 : Transmission is completed		RW						

### Group 3 SI/O Communication Control Register

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
			X					G3CR	017B <sub>16</sub>	0000 X000 <sub>2</sub>
Bit Symbol		Bit Name		Function		RW				
TE		Transmit Enable Bit		0 : Transmit disable 1 : Transmit enable		RW				
TXEPT		Transmit Register Empty Flag		0 : Data is in transmit register (during transmission) 1 : No data is in the transmit register (transmission is completed)		RO				
TI		Transmit Buffer Empty Flag		0 : Data is in the G3TB register 1 : No data is in the G3TB register		RO				
(b3)				Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—				
RE		Receive Enable Bit		0 : Receive disabled 1 : Receive enabled		RW				
RI		Receive Complete Flag		0 : No data is in the G3RB register 1 : Data is in the G3RB register		RO				
OPOL		ISTxD Output Polarity Switch Bit		0 : No inverse 1 : Inverse		RW				
IPOL		ISRxD Input Polarity Switch Bit		0 : No inverse 1 : Inverse		RW				

Figure 21.48 G3MR Register and G3CR Register

**Figure 21.49 G3FLG Register**

### 21.6.1 8-bit or 16-bit Clock Synchronous Serial I/O Mode (Group 3)

In 8-bit or 16-bit clock synchronous serial I/O mode, data is transmitted and received using the transfer clock. When the internal clock is selected as the transfer clock, the channel 0 and channel 2 waveform generation functions generate the transfer clock. ISTxD3, ISCLK3 and ISRxD3 share pins with OUTC30 to OUTC32 and are available in the 144-pin package only.

Table 21.41 lists specifications of clock synchronous serial I/O mode. Table 21.42 lists registers to be used and their settings. Tables 21.43 and 21.44 list pin settings. Figure 21.50 and 21.51 shows an example of transmit and receive operation.

**Table 21.41 Clock Synchronous Serial I/O Mode (Group 3)**

Item	Specification
Transfer Data Format	• Transfer data : 8 bits or 16 bits long
Transfer Clock <sup>(1)</sup>	<ul style="list-style-type: none"> <li>When the CKDIR bit in the G3MR register is set to "0" (internal clock) : <math>\frac{f_{BT3}}{2(n+2)}</math>  n : setting value of the G3PO0 register, 0001<sub>16</sub> to FFFD<sub>16</sub> <ul style="list-style-type: none"> <li>The G3PO0 register determines the bit rate and the transfer clock is generated in phase-delayed waveform output mode of the channel 2 waveform generation function.</li> </ul> </li> <li>When the CKDIR bit is set to "1" (external clock) : input from the ISCLK3 pin</li> </ul>
Transmit Start Condition <sup>(2)</sup>	Set registers associated with the waveform generation function and the G3MR register. Then, set as written below after waiting at least one transfer clock cycle. <ul style="list-style-type: none"> <li>Set the TE bit in the G3CR register to "1" (transmit enable)</li> <li>Set the TI bit in the G3CR register to "0" (data in the G3TB register)</li> </ul>
Receive Start Condition	Set registers associated with the waveform generation function and the G3MR register. Then, set as written below after waiting at least one transfer clock cycle. <ul style="list-style-type: none"> <li>Set the RE bit in the G3CR register to "1" (receive enable)</li> <li>Set the TE bit to "1" (transmit enable)</li> <li>Set the TI bit to "0" (data in the G3TB register)</li> </ul>
Interrupt Request	<ul style="list-style-type: none"> <li>While transmitting, one of the following conditions can be selected to set the SIO3TR bit in the IIO10IR register to "1" (see Figure 10.14) : <ul style="list-style-type: none"> <li>When the IRS bit in the G3MR register is set to "0" (no data in the transmit buffer), one transfer clock cycle after data transmission starts</li> <li>When the IRS bit is set to "1" (reception completed), 15 transfer clock cycles after data transmission starts in 16-bit clock synchronous serial I/O mode (set the DLS bit in the G3MR register to "0"), or 7 transfer clock cycles after data transmission starts in 8-bit clock synchronous serial I/O mode (set the DLS bit to "1").</li> </ul> </li> <li>While receiving, the following condition can be selected to set the SIO3RR bit in the IIO9IR register to "1" (see Figure 10.14) : 15.5 transfer clock cycles after data transmission starts in 16-bit clock synchronous serial I/O mode, or 7.5 transfer clock cycles after data transmission starts in 8-bit clock synchronous serial I/O mode</li> </ul>
Error Detection	<ul style="list-style-type: none"> <li>Overrun error<sup>(3)</sup>  This error occurs in 16-bit clock synchronous serial I/O mode when the 15th bit of the next data is received before reading the G3RB register.  This error occurs in 8-bit clock synchronous serial I/O mode when the 7th bit of the next data is received before reading the G3RB register.</li> </ul>
Selectable Function	<ul style="list-style-type: none"> <li>LSB first/MSB first  Select either bit 0 or bit 7 to transmit/receive data</li> <li>ISTxD3 and ISRxD3 I/O polarity inverse  ISTxD3 pin output level and ISRxD3 pin input level are inversed</li> </ul>

**NOTES:**

- The transfer clock must be  $f_{BT3}$  divided by six or more.
- Transmit interrupt request is generated when the TE bit is set to "1". Set the interrupt-associated registers after setting the TE bit.
- When an overrun error occurs, the G3RB register is indeterminate.

**Table 21.42 Registers to be Used and Settings**

Register	Bit	Function
G3BCR0	BCK1 to BCK0	Set to "112"
	DIV4 to DIV0	Select divide ratio of count source
	IT	Set to "0"
G3BCR1	7 to 0	Set to "0001 0010 <sub>2</sub> "
G3POCR0	7 to 0	Set to "0000 0111 <sub>2</sub> "
G3POCR1	7 to 0	Set to "0000 0111 <sub>2</sub> "
G3POCR2	7 to 0	Set to "0000 0010 <sub>2</sub> "
G3PO0	15 to 0	Set bit rate $\frac{f_{BT3}}{2 \times (\text{setting value} + 2)} = \text{transfer clock frequency}$
G3PO2	15 to 0	Set to a value smaller than the G3PO0 register
G3FE	7 to 0	Set to "0000 0111 <sub>2</sub> "
G3MR	GMD1 to GMD0	Set to "01 <sub>2</sub> "
	CKDIR	Select the internal clock or external clock
	TLD	Select transfer data length
	UFORM	Select either LSB first or MSB first
	IRS	Select how the transmit interrupt is generated
G3CR	TE	Set to "1" to enable transmission
	TXEPT	Transmit register empty flag
	TI	Transmit buffer empty flag
	RE	Set to "1" to enable reception
	RI	Receive complete flag
	OPOL	ISTxD3 output polarity inverse (usually set to "0")
	IPOL	ISRxD3 input polarity inverse
G3TB	15 to 0	Write transmit data
G3RB	15 to 0	Received data is stored

**Table 21.43 Pin Setting in Clock Synchronous Serial I/O Mode (Group 3)**

Port Name	Function	Bit and Setting				Register <sup>(1)</sup>
		PS2 Register	PSL2 Register	PD8 Register	IPS Register	
P81	ISTxD3 output	PS2_1 = 1	PSL2_1 = 1	-	-	G3POCR0
P82	ISRxD3 input	PS2_2 = 0	-	PD8_2 = 0	IPS7 = 0	-

**NOTES:**

1. Set the MOD2 to MOD0 bits in the corresponding register to "111<sub>2</sub>" (output of the communication function used).

**Table 21.44 Pin Setting (Continued)**

Port Name	Function	Bit and Setting			Register <sup>(1)</sup>
		PS6 Register	PD12 Register	IPS Register	
P120	ISTxD3 output	PS6_0 = 1	-	-	G3POCR0
P121	ISCLK3 input	PS6_1 = 0	PD12_1 = 0	-	-
	ISCLK3 output	PS6_1 = 1	-	-	G3POCR1
P122	ISRxD3 input	PS6_2 = 0	PD12_2 = 0	IPS7 = 1	-

**NOTES:**

1. Set the MOD2 to MOD0 bits in the corresponding register to "111<sub>2</sub>" (output of the communication function used).






Figure 21. 50 Transmit and Receive Operation (8-bit Length)




Figure 21. 51 Transmit and Receive Operation (16-bit Length)

## 22. CAN Module

The CAN (Controller Area Network) module incorporated in the M32C/83 group is a Full CAN module, compatible with CAN Specification 2.0 Part B. Table 22.1 lists specifications of the CAN module.

**Table 22.1 CAN Module Specifications**

Item	Specification
Protocol	CAN Specification 2.0 Part B
Message Slots	16 slots
Polarity	Dominant: "L" Recessive: "H"
Acceptance Filter	Global mask: 1 mask (for message slots 0 to 13) Local mask: 2 masks (for message slots 14 and 15 respectively)
Baud Rate	$\text{Baud rate} = \frac{1}{T_q \text{ clock cycle} \times T_q \text{ per bit}} \quad \text{--- Max. 1 Mbps}$ $T_q \text{ clock cycle} = \frac{\text{BRP} + 1}{f_1}$ $T_q \text{ per bit} = \text{SS} + \text{PTS} + \text{PBS1} + \text{PBS2}$ <p> <math>T_q</math>: Time quantum  BRP: Setting value in the C0BRP and C1BRP registers, 1-255  SS: Synchronization Segment; 1 <math>T_q</math>  PTS: Propagation Time Segment; 1 to 8 <math>T_q</math>  PBS1: Phase Buffer Segment 1; 2 to 8 <math>T_q</math>  PBS2: Phase Buffer Segment 2; 2 to 8 <math>T_q</math> </p>
Remote Frame Automatic Answering Function	Message slot that receives the remote frame transmits the data frame automatically
Time Stamp Function	Time stamp function with a 16-bit counter. Count source can be selected from the CAN bus bit clock divided by 1, 2, 3 or 4.
BasicCAN Mode	BasicCAN function can be used with the CANi message slots 14 and 15.
Transmit Abort Function	Transmit request is aborted
Loopback Function	Frame transmitted by the CAN module is received by the same CAN module
Forcible Error Active Clear Function	The CAN module is forced into an error active state

**NOTES:**

1. Use an oscillator with maximum 1.58% oscillation tolerance.

Figure 22.1 shows a block diagram of the CAN module. Figure 22.2 shows CANi message slot buffer (the message slot buffer) (i=0,1) and CANi message slot (the message slot) j (j=0 to 15). Table 22.2 lists pin settings of the CAN module.

The message slot cannot be accessed directly from the CPU. Allocate the message slot j to be used to the message slot buffer 0 or 1. The message slot j is accessed via the message slot buffer address. The CiSBS register selects the message slot j to be allocated. Figure 22.2 shows the 16-byte message slot buffer and message slot.




Figure 22.1 CAN Module Block Diagram




Figure 22.2 Message Slot Buffer and Message Slot


Table 22.2 Pin Settings

Port	Function	Bit and Setting				
		PS1, PS2 Registers	PSL1, PSL2 Registers	PSC Registers	IPS Registers	PD7, PD8 Registers
P76	CANOUT	PS1_6=1	PSL1_6=0	PSC_6=1	—	—
P77	CANIN	PS1_7=0	—	—	IPS3=0	PD7_7=0
P82	CANOUT	PS2_2=1	PSL2_2=1	—	—	—
P83	CANIN	—	—	—	IPS3=1	PD8_3=0

## 22.1 CAN-Associated Registers

Figures 22.3 to 22.26 show registers associated with CAN. To access the associated registers, set the MCD4 to MCD0 bits in the MCD register to "100102" (no division of CPU clock), the PM13 bit in the PM1 register to "1" (2 wait states), and the CM07 bit in the CM0 register to "0" (XIN-XOUT selected).

### 22.1.1 CAN0 Control Register 0 (C0CTRL0 Register)



**Figure 22.3 C0CTRL0 Register**

### 22.1.1.1 RESET0 Bit and RESET1 Bit

When both RESET0 and RESET1 bits are set to "1", the CAN module is immediately reset regardless of ongoing CAN communication.

After the RESET0 and RESET1 bits are set to "1" and the CAN module reset is completed, the C0TSR register is set to "0000<sub>16</sub>". The C0TEC and C0REC registers are set to "00<sub>16</sub>" and the STATE\_ERRPAS and STATE\_BUSOFF bits in the C0STR register are set to "0" as well.

When both RESET0 and RESET1 bits are changed "1" to "0", the C0TSR register starts counting. CAN communication is available after 11 continuous recessive bits are detected.

#### NOTES:

1. Set the same value in both RESET0 and RESET1 bits simultaneously.
2. Set CAN configuration upon confirming that the STATE\_RESET bit in the C0STR register is set to "1" (CAN module reset completed) after setting the RESET0 and RESET1 bits to "1".
3. The CANOUT pin outputs an "H" signal as soon as the RESET0 and RESET1 bits are set to "1". CAN bus error may occur when the RESET0 and RESET1 bits are set to "1" while the CAN frame is transmitting.
4. For CAN communication, set the PS1, PS2, PSL1, PSL2, PSC, and IPS registers when the STATE\_RESET bit is set to "1" (CAN module reset completed).

### 22.1.1.2 LOOPBACK Bit

When the LOOPBACK bit is set to "1" (loopback function enabled) and the receive message slot has a matched ID and frame format with a transmitted frame, the transmitted frame is stored to the receive message slot.

#### NOTES:

1. No ACK for the transmitted frame is returned.
2. Change the LOOPBACK bit only when the STATE\_RESET bit is set to "1" (CAN module reset completed).

### 22.1.1.3 BASICCAN Bit

When the BASICCAN bit is set to "1", the message slots 14 and 15 enter BasicCAN mode.

In BasicCAN mode, the message slots 14 and 15 are used as dual-structured buffers. The message slot 14 and 15 alternately store a received frame having matched ID detected by acceptance filtering. The ID in the message slot 14 and the C0LMAR0 to C0LMAR4 registers are used for acceptance filtering when the message slot 14 is active (the next received frame is to be stored in the message slot 14). The ID in the message slot 15 and the C0LMBR0 to C0LMBR4 registers are used when the message slot 15 is active. Both data frame and remote frame can be received.

When entering BasicCAN mode, set the same ID in two message slots and set the same values in the C0LMAR0 to C0LMAR4 registers and in the C0LMBR0 to C0LMBR4 registers.

Follow the procedure below to enter BasicCAN mode.

- (1) Set the BASICCAN bit to "1".
- (2) Set IDs in the message slots 14 and 15. Set the C0LMAR0 to C0LMAR4 registers and C0LMBR0 to C0LMBR4 registers. (Set to the same values.)
- (3) Set the IDE14 and 15 bits in the C0IDR register to select a frame format (standard or extended) for the message slots 14 and 15. (Set to the same format.)
- (4) Set the REMACTIVE bit in the C0MCTL14 and C0MCTL15 registers in the message slots 14 and 15 to "0" (data frame received) and the RECREQ bit to "1" (request to receive).

**NOTES:**

1. Change the BASICCAN bit only when the STATE\_RESET bit is set to "1" (CAN module reset completed).
2. The message slot 14 is the first slot to become active after the RESET0 and RESET1 bits are set to "0".
3. The message slots 0 to 13 are not affected by entering BasicCAN mode.

**22.1.1.4 TSPRE1, TSPRE0 Bits**

The TSPRE1 and TSPRE0 bits determine which count source is used for the time stamp counter.

**NOTES:**

1. Change the TSPRE1 to TSPRE0 bits only when the STATE\_RESET bit is set to "1" (CAN module reset completed).

**22.1.1.5 TSRESET Bit**

When the TSRESET bit is set to "1" (counter reset), the C0TSR register is set to "0000<sub>16</sub>". The TSRESET bit is automatically set to "0" after the C0TSR register is set to "0000<sub>16</sub>".

**22.1.1.6 ECRESET Bit**


When the ECRESET bit is set to "1", the C0TEC and C0REC registers are set to "00<sub>16</sub>". The CAN module forcibly goes into an error active state.

The ECRESET bit is automatically set to "0" after the CAN module enters an error active state.

**NOTES:**

1. In an error active state, the CAN module is ready to communicate when 11 continuous recessive bits are detected on the CAN bus.

### 22.1.2 CAN0 Control Register 1 (C0CTLR1 Register)



**Figure 22.4 C0CTLR1 Register**


#### 22.1.2.1 BANKSEL Bit

The BANKSEL bit in the C0CTLR1 register selects the registers allocated to addresses 0220<sub>16</sub> to 023F<sub>16</sub>.

The C0MCTL0 to C0MCTL15 registers can be accessed by setting the BANKSEL bit to "0". The C0GMR0 to C0GMR4 registers, C0LMAR0 to C0LMAR4 registers and C0LMBR0 to C0LMBR4 registers can be accessed by setting the BANKSEL bit to "1".



### 22.1.3 CAN0 Sleep Control Register (C0SLPR Register)



**Figure 22.5 C0SLPR Register**

#### 22.1.3.1 SLEEP Bit


When the SLEEP bit is set to "0", the clock supplied to the CAN module stops running and enters sleep mode.

When the SLEEP bit is set to "1", the clock supplied to the CAN module starts running and exits sleep mode.

**NOTES:**

- Enter sleep mode after the STATE\_RESET bit in the C0STR register is set to "1" (CAN module reset completed).

### 22.1.4 CAN0 Status Register (C0STR Register)



**Figure 22.6 C0STR Register**

#### 22.1.4.1 MBOX3 to MBOX0 Bits

The MBOX3 to MBOX0 bits store relevant slot numbers when the CAN module has completed transmitting data or storing received data.

#### 22.1.4.2 TRMSUCC Bit

The TRMSUCC bit is set to "1" when the CAN module has transmitted data as expected.

The TRMSUCC bit is set to "0" when the CAN module has received data as expected.

**22.1.4.3 RECSUCC Bit**

The RECSUCC bit is set to "1" when the CAN module has received data as expected. (Whether received message has been stored in the message slot or not is irrelevant.) If the received message is transmitted in loopback mode, the TRMSUCC bit is set to "1" and the RECSUCC bit is set to "0". The RECSUCC bit is set to "0" when the CAN module has transmitted data as expected.

**22.1.4.4 TRMSTATE Bit**

The TRMSTATE bit is set to "1" when the CAN module is performing as a transmit node.  
The TRMSTATE bit is set to "0" when the CAN module is in a bus-idle state or starts performing as a receive node.

**22.1.4.5 RECSTATE Bit**

The RECSTATE bit is set to "1" when the CAN module is performing as a receive node.  
The RECSTATE bit is set to "0" when the CAN module is in a bus-idle state or starts performing as a transmit node.

**22.1.4.6 STATE\_RESET Bit**

After both RESET0 and RESET1 bits are set to "1" (CAN module reset), the STATE\_RESET bit is set to "1" as soon as the CAN module is reset.  
The STATE\_RESET bit is set to "0" when the RESET0 and RESET1 bits are set to "0".

**22.1.4.7 STATE\_LOOPBACK Bit**

The STATE\_LOOPBACK bit is set to "1" when the CAN module is in loopback mode.  
The STATE\_LOOPBACK bit is set to "1" when the LOOPBACK bit in the C0CTRL0 register is set to "1" (loop back function enabled).  
The STATE\_LOOPBACK bit is set to "0" when the LOOPBACK bit is set to "0" (loop back function disabled).

**22.1.4.8 STATE\_BASICCAN Bit**

The STATE\_BASICCAN bit is set to "1" when the CAN module is in BasicCAN mode.  
Refer to **22.1.1.3 BASICCAN Bit** for BasicCAN mode.  
The STATE\_BASICCAN bit is set to "0" when the BASICCAN bit is set to "0" (BasicCAN mode function disabled).  
The STATE\_BASICCAN bit is set to "1" when the BASICCAN bit is set to "1" (BasicCAN mode function enabled), the REMACTIVE bits in the C0MCTL14 and C0MCTL15 registers in the message slot 14 and 15 are set to "0" (data frame received) and the RECREQ bit is set to "1" (request to receive the frame).

**22.1.4.9 STATE\_BUSERROR Bit**

The STATE\_BUSERROR bit is set to "1" when an CAN communication error is detected.  
The STATE\_BUSERROR bit is set to "0" when the CAN module has transmitted or received data as expected. Whether a received message has been stored into the message slot or not is irrelevant.  
NOTES:

1. When the STATE\_BUSERROR bit is set to "1", the STATE\_BUSERROR bit remains unchanged even if both RESET 0 and RESET1 bits are set to "1" (CAN module reset).


**22.1.4.10 STATE\_ERRPAS Bit**

The STATE\_ERRPAS bit is set to "1" when the value of the C0TEC or C0REC register exceeds 127 and places the CAN module in an error-passive state.  
The STATE\_ERRPAS bit is set to "0" when the CAN module in an error passive state is placed in another error state.  
The STATE\_ERRPAS bit is set to "0" when both RESET0 and RESET1 bits are set to "1" (CAN module is reset).

**22.1.4.11 STATE\_BUSOFF Bit**

The STATE\_BUSOFF bit is set to "1" when the value of the C0TEC register exceeds 255 and the CAN module in a bus-off state.  
The STATE\_BUSOFF bit is set to "0" when the CAN module in a bus-off state is placed in an error-active state.  
The STATE\_BUSOFF bit is set to "0" when both RESET0 and RESET1 bits are set to "1" (CAN module reset).

### 22.1.5 CAN0 Extended ID Register (C0IDR Register)



**Figure 22.7 C0IDR Register**

Bits in the C0IDR register determine the frame format in the message slot corresponding to each bit.


The standard format is selected when the bit is set to "0".

The extended format is selected when the bit is set to "1".

NOTES:

- Set each bit in the C0IDR register when neither transmit request nor receive request from the message slot is generated.

### 22.1.6 CAN0 Configuration Register (C0CONR Register)



**Figure 22.8 C0CONR Register**

**22.1.6.1 SAM Bit**

The SAM bit determines the number of sample points to be taken per bit.

When the SAM bit is set to "0", only one sample is taken per bit at the end of the Phase Buffer Segment 1 (PBS1) to determine the value of the bit.

When the SAM bit is set to "1", three samples per bit are taken; one time quantum and two time quanta before the end of PBS1, and at the end of PBS1. The sample result value which is detected more than twice becomes the value of the bit sampled.

**22.1.6.2 PTS2 to PTS0 Bits**

The PTS2 to PTS0 bits determine PTS width.

**22.1.6.3 PBS12 to PBS10 Bits**

The PBS12 to PBS10 bits determine PBS1 width. Set the PBS12 to 10 bits to "0012" or more.

**22.1.6.4 PBS22 to PBS20 Bits**

The PBS22 to PBS20 bits determine PBS2 width. Set the PBS22 to PBS20 bits to "0012" or more.


**22.1.6.5 SJW1 to SJW0 Bits**

The SJW1 to SJW0 bits determine SJW width. Set the SJW1 to SJW0 bits to a value equal to or less than that of the PBS12 to PBS10 bits and PBS22 to PBS20 bits.

**Table 22.3 Bit Timing when CPU Clock = 30 MHz**

Baud Rate	BRP	Tq Clock Cycles (ns)	Tq Per Bit	PTS+PBS1	PBS2	Sample Point
1Mbps	1	66.7	15	12	2	87%
	1	66.7	15	11	3	80%
	1	66.7	15	10	4	73%
	2	100	10	7	2	80%
	2	100	10	6	3	70%
	2	100	10	5	4	60%
500Kbps	2	100	20	16	3	85%
	2	100	20	15	4	80%
	2	100	20	14	5	75%
	3	133.3	15	12	2	87%
	3	133.3	15	11	3	80%
	3	133.3	15	10	4	73%
	4	166.7	12	9	2	83%
	4	166.7	12	8	3	75%
	4	166.7	12	7	4	67%
	5	200	10	7	2	80%
	5	200	10	6	3	70%
	5	200	10	5	4	60%

### 22.1.7 CAN0 Time Stamp Register (C0TSR Register)



**Figure 22.9 C0TSR Register**

The C0TSR register is a 16-bit counter. The TSPRE0 and TSPRE1 bits in the C0CTLR0 register select the CAN bus bit clock divided by 1, 2, 3 or 4 as the count source for the C0TSR register. When data transmission or reception is completed, the value of the C0TSR register is automatically stored into the message slot.


The C0TSR register starts a counter increment when the RESET0 and RESET1 bits in the C0CTLR0 register are set to "0".

The C0TSR register is set to "0000<sub>16</sub>":

- at the next count timing after the C0TSR register is set to "FFFF<sub>16</sub>";
- when the RESET0 and RESET1 bits are set to "1" (CAN module reset) by program, or
- when the TSRESET bit is set to "1" (C0TSR register reset) by program.

In loopback mode, when either data frame receive message slot or remote frame receive message slot is available to store the message, the value of the C0TSR register is also stored into the message slot when data reception is completed. The value of the C0TSR register is not stored when data transmission is completed.

### 22.1.8 CAN0 Transmit Error Count Register (C0TEC Register)




**Figure 22.10 C0TEC Register**

In an error active or an error passive state, the count value of a transmission error is stored into the C0TEC register. The counter is decremented when the CAN module has transmitted data as expected or is incremented when an transmit error occurs.

In a bus-off state, an indeterminate value is stored into the C0TEC register. The C0TEC register is set to "00<sub>16</sub>" when the CAN module is placed in an error active state again.

### 22.1.9 CAN0 Receive Error Count Register (C0REC Register)




**Figure 22.11 C0REC Register**

In an error active or an error passive state, a count value of the reception error is stored into the C0REC register. The counter is decremented when the CAN module has received data as expected or is incremented when an error occurs while receiving data.

The C0REC register is set to 127 when the C0REC register is 128 (error passive state) or more and the CAN module has received as expected.

In a bus-off state, an indeterminate value is stored into the C0REC register. The C0REC register is set to "00<sub>16</sub>" when the CAN module is placed in an error active state again.

### 22.1.10 CAN0 Baud Rate Prescaler (C0BRP Register)



**Figure 22.12 C0BRP Register**

The C0BRP register determines the Tq clock cycle of the CAN bit timing. The baud rate is obtained from Tq clock cycle x Tq per bit.

$$Tq \text{ clock cycle} = (BRP+1) / f_1$$

$$\text{Baud rate} = \frac{1}{Tq \text{ clock cycle} \times Tq \text{ per bit}}$$

$$Tq \text{ per bit} = SS + PTS + PBS1 + PBS2$$

Tq: Time quantum

SS: Synchronization Segment; 1 Tq

PBS1: Phase Buffer Segment 1; 2 to 8 Tq


BRP: Setting value of the C0BRP register; 1-255

PTS: Propagation Time Segment; 1 to 8 Tq

PBS2: Phase Buffer Segment 2; 2 to 8 Tq



### 22.1.11 CAN0 Slot Interrupt Status Register (C0SISTR Register)



**Figure 22.13 C0SISTR Register**

When using the CAN interrupt, the C0SISTR register indicates which message slot is requesting an interrupt. The SISi bits (i=0 to 15) are not automatically set to "0" (no interrupt requested) when an interrupt is acknowledged. Set the SISj bits to "0" by program<sup>(1)</sup>.

Refer to **22.3 CAN Interrupt** for details.

#### 22.1.11.1 Message Slot for Transmission

The SISi bit is set to "1" (interrupt requested) when the C0TSR register is stored into the message slot i after data transmission is completed.

#### 22.1.11.2 Message Slot for Reception

The SISi bit is set to "1" when the received message is stored in the message slot i after data reception is completed.

#### NOTES:

1. Use the MOV instruction, instead of the bit clear instruction, to set the SISi bit to "0". Set bits in the C0SISTR register, which are not being changed to "0", to "1".


For example: To set the SIS0 bit to "0"

Assembly language:    `mov.w #07FFFh, C0SISTR`

C language:            `c0sistr = 0x7FFF;`

2. If the automatic answering function is enabled in the remote frame receive message slot, the SISi bit is set to "1" after the remote frame is received and after the data frame is transmitted.
3. In the remote frame transmit message slot, the SISi bit is set to "1" after the remote frame is transmitted and after the data frame is received.
4. The SISi bit is set to "1" if the SISi bit is set to "1" by an interrupt request and "0" by program simultaneously.


### 22.1.12 CAN0 Slot Interrupt Mask Register (C0SIMKR Register)



**Figure 22.14 C0SIMKR Register**

The CiSIMKR register determines whether an interrupt request that is generated by a data transmission or reception in the corresponding message slot is enabled or disabled. When the SIM<sub>i</sub> bit (*i*=0 to 15) is set to "1", an interrupt request generated by a data transmission or reception in the corresponding message slot is enabled. Refer to **22.3 CAN Interrupt** for details.

### 22.1.13 CAN0 Error Interrupt Mask Register (C0EIMKR Register)



**Figure 22.15 C0EIMKR Register**

#### 22.1.13.1 BOIM Bit

The BOIM bit determines whether an interrupt request is enabled or disabled when the CAN module is placed in a bus-off state. When the BOIM bit is set to "1", the bus-off interrupt request is enabled.

#### 22.1.13.2 EPIM Bit


The EPIM bit determines whether an interrupt request is enabled or disabled when the CAN module is placed in an error passive state. When the EPIM bit is set to "1", the error passive interrupt request is enabled.

#### 22.1.13.3 BEIM Bit

The BEIM bit determines whether an interrupt request is enabled or disabled when a CAN bus error occurs. When the BEIM bit is set to "1", the CAN bus error interrupt request is enabled.

Refer to **22.3 CAN Interrupt** for details.

### 22.1.14 CAN0 Error Interrupt Status Register (C0EISTR Register)



**Figure 22.16 C0EISTR Register**

When using the CAN interrupt, the C0EISTR register indicates the cause of the generated error interrupt. The BOIS, EPIS and BEIS bits are not automatically set to "0" (no interrupt requested) even if an interrupt is acknowledged. Set these bits to "0" by program<sup>(1)</sup>.

Refer to **22.3 CAN Interrupt** for details.

#### 22.1.14.1 BOIS Bit

The BOIS bit is set to "1" when the CAN module is placed in a bus-off state.

#### 22.1.14.2 EPIS Bit

The EPIS bit is set to "1" when the CAN module is placed in an error passive state.

#### 22.1.14.3 BEIS Bit

The BEIS bit is set to "1" when a CAN bus error is detected.

#### NOTES:

- Use the MOV instruction, instead of the bit clear instruction, to set each bit in the CoEISTR register to "0". Bits not being changed to "0" must be set to "1".

For example: To set the BOIS bit to "0"

Assembly language:    `mov.b#006h, C0EISTR`

C language:            `c0eistr = 0x06;`

### 22.1.15 CAN0 Global Mask Register, CAN0 Local Mask Register A and CAN0 Local Mask Register B (C0GMRj (j=0 to4), C0LMARj and C0LMBRj Registers)

The C0GMRj, C0LMARj and C0LMBRj registers are used for acceptance filtering.

The C0GMRj register determines whether the IDs in the message slots 0 to 13 are verified. The C0LMARj register determines whether the ID in the message slot 14 is verified. The C0LMBRj register determines whether the ID in the message slot 15 is verified.

- When bits in these registers are set to "0", each ID bit, standard ID 0 to 1 bit and extended ID0 to 2 bit in the CAN0 message slots i (i=0 to 15) corresponding to the bits in the above registers, is masked while acceptance filtering. (The corresponding bits are assumed to have matching IDs.)
- When bits in these registers are set to "1", corresponding ID bits are compared with received IDs while acceptance filtering. If the received ID matches the ID in the message slot i, the received data having the matching ID is stored into that message slot.

#### NOTES:

1. Change the C0GMRj register only when the message slots 0 to 13 have no receive request.
2. Change the C0LMARj register only when the message slot 14 has no receive request.
3. Change the C0LMBRj register only when the message slot 15 has no receive request.




Figure 22.17 C0GMR0, C0LMAR0 and C0LMBR0 Registers

CAN0 Global Mask Register Standard ID1<sup>(1)</sup>  
 CAN0 Local Mask Register A Standard ID1<sup>(1)</sup>  
 CAN0 Local Mask Register B Standard ID1<sup>(1)</sup>

Symbol	Address	After Reset <sup>(2)</sup>
C0GMR1	0229 <sub>16</sub>	XX00 0000 <sub>2</sub>
C0LMAR1	0231 <sub>16</sub> <sup>(3)</sup>	XX00 0000 <sub>2</sub>
C0LMBR1	0239 <sub>16</sub> <sup>(4)</sup>	XX00 0000 <sub>2</sub>

	Symbol	Address	After Reset <sup>(2)</sup>
	C0GMR1	0229 <sub>16</sub>	XX00 0000 <sub>2</sub>
	C0LMAR1	0231 <sub>16</sub> <sup>(3)</sup>	XX00 0000 <sub>2</sub>
	C0LMBR1	0239 <sub>16</sub> <sup>(4)</sup>	XX00 0000 <sub>2</sub>

b7	b6	b5	b4	b3	b2	b1	b0
X		X					

NOTES:

1. This register can be accessed when the BANKSEL bit in the C0CTLR1 register is set to "1".
2. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.
3. The C0LMAR1 register shares the same address with the C0MCTL1 register.
4. The C0LMBR1 register shares the same address with the C0MCTL9 register.

CAN0 Global Mask Register Extended ID0<sup>(1)</sup>  
 CAN0 Local Mask Register A Extended ID0<sup>(1)</sup>  
 CAN0 Local Mask Register B Extended ID0<sup>(1)</sup>

Symbol	Address	After Reset <sup>(2)</sup>
C0GMR2	022A <sub>16</sub>	XXXX 0000 <sub>2</sub>
C0LMAR2	0232 <sub>16</sub> <sup>(3)</sup>	XXXX 0000 <sub>2</sub>
C0LMBR2	023A <sub>16</sub> <sup>(4)</sup>	XXXX 0000 <sub>2</sub>

		Symbol	Address	After Reset <sup>(2)</sup>
	C0GMR2	022A <sub>16</sub>	XXXX 0000 <sub>2</sub>	
	C0LMAR2	0232 <sub>16</sub> <sup>(3)</sup>	XXXX 0000 <sub>2</sub>	
	C0LMBR2	023A <sub>16</sub> <sup>(4)</sup>	XXXX 0000 <sub>2</sub>	

Bit Symbol	Bit Name	Function	RW
EID14M	Extended ID14	0: No ID is checked 1: ID is checked	RW
EID15M	Extended ID15		RW
EID16M	Extended ID16		RW
EID17M	Extended ID17		RW
— (b7 - 4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTES:

1. This register can be accessed when the BANKSEL bit in the C0CTLR1 register is set to "1".
2. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.
3. The C0LMAR2 register shares the same address with the C0MCTL2 register.
4. The C0LMBR2 register shares the same address with the C0MCTL10 register.

Figure 22.18 C0GMR1, C0LMAR1 and C0LMBR1 Registers and  
 C0GMR2, C0LMAR2 and C0LMBR2 Registers

CAN0 Global Mask Register Extended ID1<sup>(1)</sup>  
 CAN0 Local Mask Register A Extended ID1<sup>(1)</sup>  
 CAN0 Local Mask Register B Extended ID1<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset <sup>(2)</sup>
								C0GMR3	022B <sub>16</sub>	00 <sub>16</sub>
								C0LMAR3	0233 <sub>16</sub> <sup>(3)</sup>	00 <sub>16</sub>
								C0LMBR3	023B <sub>16</sub> <sup>(4)</sup>	00 <sub>16</sub>

Bit Symbol	Bit Name	Function	RW
EID6M	Extended ID6	0: No ID is checked 1: ID is checked	RW
EID7M	Extended ID7		RW
EID8M	Extended ID8		RW
EID9M	Extended ID9		RW
EID10M	Extended ID10		RW
EID11M	Extended ID11		RW
EID12M	Extended ID12		RW
EID13M	Extended ID13		RW

## NOTES:

1. This register can be accessed when the BANKSEL bit in the C0CTLR1 register is set to "1".
2. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.
3. The C0LMAR3 register shares the same address with the C0MCTL3 register.
4. The C0LMBR3 register shares the same address with the C0MCTL11 register.

CAN0 Global Mask Register Extended ID2<sup>(1)</sup>  
 CAN0 Local Mask Register A Extended ID2<sup>(1)</sup>  
 CAN0 Local Mask Register B Extended ID2<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset <sup>(2)</sup>
X	X							C0GMR4	022C <sub>16</sub>	XX00 0000 <sub>2</sub>
								C0LMAR4	0234 <sub>16</sub> <sup>(3)</sup>	XX00 0000 <sub>2</sub>
								C0LMBR4	023C <sub>16</sub> <sup>(4)</sup>	XX00 0000 <sub>2</sub>

Bit Symbol	Bit Name	Function	RW
EID0M	Extended ID0	0: No ID is checked 1: ID is checked	RW
EID1M	Extended ID1		RW
EID2M	Extended ID2		RW
EID3M	Extended ID3		RW
EID4M	Extended ID4		RW
EID5M	Extended ID5		RW
(b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—


## NOTES:

1. This register can be accessed when the BANKSEL bit in the C0CTLR1 register is set to "1".
2. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.
3. The C0LMAR4 register shares the same address with the C0MCTL4 register.
4. The C0LMBR4 register shares the same address with the C0MCTL12 register.

**Figure 22.19 C0GMR3, C0LMAR3 and C0LMBR3 Registers and  
 C0GMR4, C0LMAR4 and C0LMBR4 Registers**



### 22.1.16 CAN0 Message Slot i Control Register (C0MCTLi Register) (i=0 to 15)



**Figure 22.20 C0MCTL0 to C0MCTL15 Registers**

**Table 22.4 C0MCTLi Register (i= 0 to 15) Settings and Transmit/Receive Mode**

Settings for the C0MCTLi Register								Transmit/Receive Mode
TRMREQ	RECREQ	REMOTE	RSPLOCK	REMACTIVE	MSGLOST	TRMACTIVE INVALIDDATA	SENTDATA NEWDATA	
0	0	0	0	0	0	0	0	No frame is transmitted or received
0	1	0	0	0	0	0	0	Data frame is received
0	1	1	1 or 0	0	0	0	0	Remote frame is received (The data frame is transmitted after receiving the remote frame.)
1	0	0	0	0	0	0	0	Data frame is transmitted
1	0	1	0	0	0	0	0	Remote frame is transmitted (The data frame is received after transmitting the remote frame)

**22.1.16.1 SENTDATA/NEWDATA Bit**

The SENTDATA/NEWDATA bit indicates that the CAN module has transmitted or received the CAN message. Set the SENTDATA/NEWDATA bit to "0" (not transmitted or not received) by program before data transmission and reception is started. The SENTDATA/NEWDATA bit is not set to "0" automatically. When the TRMACTIVE/INVALDATA bit is set to "1" (during transmission or storing received data), the SENTDATA/NEWDATA bit cannot be set to "0".

- SENTDATA : The SENTDATA bit is set to "1" (transmit complete) when a data transmission is completed in the transmit message slot.
- NEWDATA : The NEWDATA bit is set to "1" (receive complete) when the message to be stored into the message slot *i* (*i*=0 to 15) is received in the receive message slot as expected.

**NOTES:**

1. To read a received data from the message slot *i*, set the NEWDATA bit to "0" before reading. If the NEWDATA bit is set to "1" immediately after reading, this indicates that new received data has been stored into the message slot while reading and the data read contains an indeterminate value. In this case, discard the data with indeterminate value and then read the message slot again after the NEWDATA bit is set to "0".
2. When the remote frame is transmitted or received, the SENTDATA/NEWDATA bit remains unchanged after the remote frame transmission or reception is completed. The SENTDATA/NEWDATA bit is set to "1" when a subsequent data frame transmission or reception is completed.

**22.1.16.2 TRMACTIVE/INVALDATA Bit**

The TRMACTIVE/INVALDATA bit indicates that the CAN module is transmitting or receiving a message and accessing the message slot *i*. The TRMACTIVE/INVALDATA bit is set to "1" when the CAN module is accessing the message slot and to "0" when not accessing the message slot.

- TRMACTIVE : The TRMACTIVE bit is set to "1" (transmitting) when a data transmission is started in the message slot. The TRMACTIVE bit is set to "0" (stops transmitting) if the CAN module loses in bus arbitration and a CAN bus error occurs or when a data transmission is completed.
- INVALDATA : The INVALDATA bit is set to "1" (storing received data) when receiving a message and storing a received data into the message slot *i*. Data, if read from the message slot *i* while this bit is set to "1", is indeterminate.

**22.1.16.3 MSGLOST Bit**

The MSGLOST bit is valid only when the message slot is set for reception. The MSGLOST bit is set to "1" (overflow error occurred) when the message slot *i* is overwritten by a new received message while the NEWDATA bit set to "1" (already received).

The MSGLOST bit is not automatically set to "0". Set to "0" (no overflow error occurred) by program.

**22.1.16.4 REMACTIVE Bit**

The COMCTL0 to COMCTL15 registers all have the same function when the STATE\_BASICCAN bit is set to "0" (other than BasicCAN mode).

The REMACTIVE bit is set to "1" (remote frame) when the message slot *i* is set to transmit or receive the remote frame. The REMACTIVE bit is set to "0" (data frame) after the remote frame has been transmitted or received.

The functions of the COMCTL14 and COMCTL15 registers change when the STATE\_BASICCAN bit is set to "1" (BasicCAN mode). When the REMACTIVE bit is set to "0", this indicates that a message stored into the message slot is the data frame. When the REMACTIVE bit is set to "1", this indicates a message stored into the message slot is the remote frame.

#### 22.1.16.5 RSPLOCK Bit

The RSPLOCK bit is valid only when remote frame reception shown in Table 22.4 is selected. The RSPLOCK bit determines whether the received remote frame is processed or not.

When the RSPLOCK bit is set to "0" (automatic answering of the remote frame enabled), the slot automatically changes to a transmit slot after the remote frame is received, and the message stored into the message slot is automatically transmitted as the data frame.

When the RSPLOCK bit is set to "1" (automatic answering of the remote frame disabled), message is not automatically transmitted upon receiving the remote frame.

Set the RSPLOCK bit to "0" to select any transmit/receive mode other than the remote frame reception.

#### 22.1.16.6 REMOTE Bit

The REMOTE bit selects transmit/receive mode shown in Table 22.4. Set the REMOTE bit to "0" to transmit or receive data frame. Set to "1" to transmit or receive remote frame.

The followings occur during remote frame transmission or reception.

- Transmitting the remote frame

A message stored into the message slot  $i$  ( $i=0$  to  $15$ ) is transmitted as the remote frame. After transmission, the slot automatically becomes ready to receive data frame.

If the data frame is received before the remote frame is transmitted, the data frame is stored into the message slot  $i$ . The remote frame is not transmitted.

- Receiving the remote frame

The message slot receives the remote frame. The RSPLOCK bit determines whether or not to process the received remote frame.

#### 22.1.16.7 RECREQ Bit

The RECREQ bit selects transmit/receive mode shown in Table 22.4. Set the RECREQ bit to "1" (receive requested) when data frame or remote frame is received. Set the RECREQ bit to "0" (no receive requested) when data frame or remote frame is transmitted.

When a data frame is automatically transmitted after a remote frame is received, the RECREQ bit remains set to "1". Set the RECREQ bit to "0" to transmit a remote frame. After a remote frame is transmitted, a data frame is automatically received while the RECREQ bit remains set to "0".

When setting the TRMREQ bit to "1" (transmit requested), do not set the RECREQ bit to "1" (receive requested).

#### 22.1.16.8 TRMREQ Bit


The TRMREQ bit selects transmit/receive mode shown in Table 22.4. Set the TRMREQ bit to "1" (transmit requested) when data frame or remote frame is transmitted.

Set the TRMREQ bit to "0" (no request to transmit the frame) when data frame or remote frame is received.

When the data frame is automatically received after the remote frame is transmitted, the TRMREQ bit remains set to "1". Set the TRMREQ bit to "0" to receive the remote frame. After the remote frame is received, data frame is automatically transmitted while the TRMREQ bit remains set to "0".

If the RECREQ bit is set to "1" (request to receive the frame), do not set the TRMREQ bit to "1" (request to transmit the frame).

### 22.1.17 CAN0 Slot Buffer Select Register (C0SBS Register)



**Figure 22.21 C0SBS Register**

#### 22.1.17.1 SBS03 to SBS00 Bits

If the SBS03 to SBS00 bits select a number  $i$  ( $i=0$  to 15), the message slot  $i$  is allocated to the CAN0 message slot buffer 0. The message slot  $i$  can be accessed via addresses 01E0<sub>16</sub> to 01EF<sub>16</sub>.

#### 22.1.17.2 SBS13 to SBS10 Bits

If the SBS13 to SBS10 bits select a number  $i$ , the message slot  $i$  is allocated to the CAN0 message slot buffer 1. The message slot  $i$  can be accessed via addresses 01F0<sub>16</sub> to 01FF<sub>16</sub>.

### 22.1.18 Message Slot Buffer

The message slot, selected by setting the C0SBS register, is read by reading the message slot buffer. A message can be written in the message slot selected by the C0SBS register if the message is written to the message slot buffer.

CAN0 Message Slot Buffer i Standard ID0 ( $i=0,1$ )<sup>(1)</sup>

Symbol	Address	After Reset
C0SLOT0_0, C0SLOT1_0	01E0 <sub>16</sub> , 01F0 <sub>16</sub>	Indeterminate

Bit Symbol	Bit Name	Function	RW
SID6	Standard ID6	Read or write the standard ID6 in the message slot j ( $j=0$ to 15)	RW
SID7	Standard ID7	Read or write the standard ID7 in the message slot j	RW
SID8	Standard ID8	Read or write the standard ID8 in the message slot j	RW
SID9	Standard ID9	Read or write the standard ID9 in the message slot j	RW
SID10	Standard ID10	Read or write the standard ID10 in the message slot j	RW
— (b7 - b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

## NOTES:

1. Select, by setting the C0SBS register, the message slot j to be accessed by the C0SLOTi\_0 register.

CAN0 Message Slot Buffer i Standard ID1 ( $i=0,1$ )<sup>(1)</sup>


Symbol	Address	After Reset
C0SLOT0_1, C0SLOT1_1	01E1 <sub>16</sub> , 01F1 <sub>16</sub>	Indeterminate

Bit Symbol	Bit Name	Function	RW
SID0	Standard ID0	Read or write the standard ID0 in the message slot j ( $j=0$ to 15)	RW
SID1	Standard ID1	Read or write the standard ID1 in the message slot j	RW
SID2	Standard ID2	Read or write the standard ID2 in the message slot j	RW
SID3	Standard ID3	Read or write the standard ID3 in the message slot j	RW
SID4	Standard ID4	Read or write the standard ID4 in the message slot j	RW
SID5	Standard ID5	Read or write the standard ID5 in the message slot j	RW
— (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

## NOTES:

1. Select, by setting the C0SBS register, the message slot j to be accessed by the C0SLOTi\_0 register.

Figure 22.22 C0SLOT0\_0, C0SLOT1\_0 Registers and C0SLOT0\_1, C0SLOT1\_1 Registers

CAN0 Message Slot Buffer i Extended ID0 ( $i=0,1$ )<sup>(1, 2)</sup>

Symbol

C0SLOT0\_2, C0SLOT1\_2

Address

01E2<sub>16</sub>, 01F2<sub>16</sub>


After Reset

Indeterminate

Bit Symbol	Bit Name	Function	RW
EID14	Extended ID14	Read or write the extended ID14 in the message slot j ( $j=0$ to 15)	RW
EID15	Extended ID15	Read or write the extended ID15 in the message slot j	RW
EID16	Extended ID16	Read or write the extended ID16 in the message slot j	RW
EID17	Extended ID17	Read or write the extended ID17 in the message slot j	RW
— (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

## NOTES:

1. If the receive slot is standard ID formatted, the EID bits are indeterminate when the received data is stored.
2. Select, by setting the C0SBS register, the message slot j to be accessed by the C0SLOTi\_2 register.

CAN0 Message Slot Buffer i Extended ID1 ( $i=0,1$ )<sup>(1, 2)</sup>

Symbol

C0SLOT0\_3, C0SLOT1\_3

Address

01E3<sub>16</sub>, 01F3<sub>16</sub>

After Reset

Indeterminate



Bit Symbol	Bit Name	Function	RW
EID6	Extended ID6	Read or write the extended ID6 in the message slot j ( $j=0$ to 15)	RW
EID7	Extended ID7	Read or write the extended ID 7 in the message slot j	RW
EID8	Extended ID8	Read or write the extended ID 8 in the message slot j	RW
EID9	Extended ID9	Read or write the extended ID 9 in the message slot j	RW
EID10	Extended ID10	Read or write the extended ID 10 in the message slot j	RW
EID11	Extended ID11	Read or write the extended ID 11 in the message slot j	RW
EID12	Extended ID12	Read or write the extended ID 12 in the message slot j	RW
EID13	Extended ID13	Read or write the extended ID 13 in the message slot j	RW

## NOTES:

1. If the receive slot is standard ID formatted, the EID bits are indeterminate when the received data is stored.
2. Select, by setting the C0SBS register the message slot j to be accessed by the C0SLOTi\_3 register.

Figure 22.23 C0SLOT0\_2, C0SLOT1\_2 Registers and C0SLOT0\_3, C0SLOT1\_3 Registers


CAN0 Message Slot Buffer i Extended ID2 ( $i=0,1$ )<sup>(1, 2)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
								C0SLOT0_4, C0SLOT1_4	01E4 <sub>16</sub> , 01F4 <sub>16</sub>	Indeterminate
										
Bit Symbol	Bit Name		Function		RW					
EID0	Extended ID0		Read or write the extended ID0 in the message slot j (j=0 to 15)		RW					
EID1	Extended ID1		Read or write the extended ID1 in the message slot j		RW					
EID2	Extended ID2		Read or write the extended ID2 in the message slot j		RW					
EID3	Extended ID3		Read or write the extended ID3 in the message slot j		RW					
EID4	Extended ID4		Read or write the extended ID4 in the message slot j		RW					
EID5	Extended ID5		Read or write the extended ID5 in the message slot j		RW					
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.				—					

## NOTES:

1. If the receive slot is standard ID formatted, the EID bits are indeterminate when received data is stored.
2. Select, by setting the C0SBS register, the message slot j to be accessed by the C0SLOTi\_4 register.

CAN0 Message Slot Buffer i Data Length Code ( $i=0,1$ )<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
X	X	X	X					C0SLOT0_5, C0SLOT1_5	01E516, 01F516	Indeterminate
										
Bit Symbol	Bit Name		Function		RW					
DLC0	Data Length Set Bit		Read or write the data length set bit in the message slot j (j=0 to 15)		RW					
DLC1					RW					
DLC2					RW					
DLC3					RW					
_____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.				—					

## NOTES:

1. Select, by setting the C0SBS register, the message slot j to be accessed by the C0SLOTi\_5 register.

Figure 22.24 C0SLOT0\_4, C0SLOT1\_4 Registers and C0SLOT0\_5 and C0SLOT1\_5 Registers

CAN0 Message Slot Buffer i Data k (i=0,1 k=0 to 7)<sup>(1)</sup>

b7 b0	Symbol	Address	After Reset						
	C0SLOT0_q(q=k+6,k=0 to 3)	01E6 <sub>16</sub> , 01E7 <sub>16</sub> , 01E8 <sub>16</sub> , 01E9 <sub>16</sub>	Indeterminate						
	C0SLOT0_q(q=k+6,k=4 to 7)	01EA <sub>16</sub> , 01EB <sub>16</sub> , 01EC <sub>16</sub> , 01ED <sub>16</sub>	Indeterminate						
	C0SLOT1_q(q=k+6,k=0 to 3)	01F6 <sub>16</sub> , 01F7 <sub>16</sub> , 01F8 <sub>16</sub> , 01F9 <sub>16</sub>	Indeterminate						
	C0SLOT1_q(q=k+6,k=4 to 7)	01FA <sub>16</sub> , 01FB <sub>16</sub> , 01FC <sub>16</sub> , 01FD <sub>16</sub>	Indeterminate						
	<table><tr><th>Function</th><th>Setting Range</th><th>RW</th></tr><tr><td>Read or write data k in the message slot j (j=0 to 15)</td><td>00<sub>16</sub> to FF<sub>16</sub></td><td>RW</td></tr></table>			Function	Setting Range	RW	Read or write data k in the message slot j (j=0 to 15)	00 <sub>16</sub> to FF <sub>16</sub>	RW
Function	Setting Range	RW							
Read or write data k in the message slot j (j=0 to 15)	00 <sub>16</sub> to FF <sub>16</sub>	RW							

## NOTES:

1. Select, by setting the COSBS register, the data k in the message slot j to be accessed by the C0SLOTi\_q register.

CAN0 Message Slot Buffer i Time Stamp High-Ordered (i=0,1)<sup>(1)</sup>

<div><div>b7</div><div>b0</div></div>	Symbol	Address	After Reset						
	C0SLOT0_14, C0SLOT1_14	01EE <sub>16</sub> , 01FE <sub>16</sub>	Indeterminate						
	<table><tr><th>Function</th><th>Setting Range</th><th>RW</th></tr><tr><td>Read or write the time stamp high-ordered in the message slot j (j=0 to 15)</td><td>00<sub>16</sub> to FF<sub>16</sub></td><td>RW</td></tr></table>			Function	Setting Range	RW	Read or write the time stamp high-ordered in the message slot j (j=0 to 15)	00 <sub>16</sub> to FF <sub>16</sub>	RW
Function	Setting Range	RW							
Read or write the time stamp high-ordered in the message slot j (j=0 to 15)	00 <sub>16</sub> to FF <sub>16</sub>	RW							

## NOTES:

1. Select, by setting the COSBS register, the time stamp high-ordered in the message slot j to be accessed by the C0SLOTi\_14 register.

CAN0 Message Slot Buffer i Time Stamp Low-Ordered (i=0,1)<sup>(1)</sup>

b7 b0	Symbol	Address	After Reset						
	C0SLOT0_15, C0SLOT1_15	01EF <sub>16</sub> , 01FF <sub>16</sub>	Indeterminate						
	<table><tr><th>Function</th><th>Setting Range</th><th>RW</th></tr><tr><td>Read or write the time stamp low-ordered in the message slot j (j=0 to 15)</td><td>00<sub>16</sub> to FF<sub>16</sub></td><td>RW</td></tr></table>			Function	Setting Range	RW	Read or write the time stamp low-ordered in the message slot j (j=0 to 15)	00 <sub>16</sub> to FF <sub>16</sub>	RW
Function	Setting Range	RW							
Read or write the time stamp low-ordered in the message slot j (j=0 to 15)	00 <sub>16</sub> to FF <sub>16</sub>	RW							


## NOTES:

1. Select, by setting the COSBS register, the time stamp low-ordered in the message slot j to be accessed by the C0SLOTi\_15 register.

**Figure 22.25 C0SLOT0\_6 to C0SLOT0\_13, C0SLOT1\_6 to C0SLOT1\_13, C0SLOT0\_14, C0SLOT1\_14, C0SLOT0\_15 and C0SLOT1\_15 Registers**



### 22.1.19 CAN0 Acceptance Filter Support Register (C0AFS Register)



**Figure 22.26 C0AFS Register**

The C0AFS register enables prompt performance of the table search to determine the validity of a received ID. This function is for standard-formatted ID only.

## 22.2 Timing with CAN-Associated Registers

### 22.2.1 CAN Module Reset Timing

Figure 22.27 shows an operation example of when the CAN module is reset.

- (1) The CAN module can be reset when the STATE\_RESET bit in the C0STR register is set to "1" (CAN module reset completed) after the RESET0 and RESET1 bits in the C0CTRL0 register are set to "1" (CAN module reset).
- (2) Set necessary CAN-associated registers.
- (3) CAN communication can be established after the STATE\_RESET bit is set to "0" (resetting) after the RESET0 and RESET1 bits are set to "0" (CAN module reset exited) .




Figure 22.27 Example of CAN Module Reset Operation

### 22.2.2 CAN Transmit Timing

Figure 22.28 shows an operation example of when the CAN transmits a frame.

- (1) When the TRMREQ bit is set to "1" (request to transmit the data frame) while the CAN bus is idle, the TRMACTIVE bit in the C0MCTLi register (i=0 to 15) is set to "1" (during transmission) and the TRMSTATE bit in the C0STR register is set to "1" (during transmission). The CAN starts transmitting the frame.
- (2) After a CAN frame transmission is completed, the SENTDATA bit in the C0MCTLi register is set to "1" (already transmitted), the TRMSUCC bit in the C0STR register to "1" (transmission completed) and the SISI bit in the C0SISTR register to "1" (interrupt requested). The MBOX3 to MBOX0 bits in the C0STR register store transmitted message slot numbers.




Figure 22.28 Example of CAN Data Frame Transmission Operation

### 22.2.3 CAN Receive Timing

Figure 22.29 shows an operation example of when the CAN receives a frame.

- (1) When the **RECREQ** bit in the **C0MCTLi** register ( $i=0$  to  $15$ ) is set to "1" (receive requested), the CAN is ready to receive the frame at anytime.
- (2) When the CAN starts receiving the frame, the **RECSTATE** bit in the **C0STR** register is set to "1" (during reception).
- (3) After the CAN frame reception is completed, the **INVALIDTA** bit in the **C0MCTLi** register is set to "1" (storing received data), the **NEWDATA** bit in the **C0MCTLi** register is set to "1" (receive complete) and the **RECSUCC** bit in the **C0STR** register is set to "1" (reception completed).
- (4) After data is written to the message slot, the **INVALIDDATA** bit is set to "0" (stops receiving) and the **SISi** bit is set to "1" (interrupt requested). The **MBOX3** to **MBOX0** bits store received message slot numbers.




Figure 22.29 Operation Example at CAN Data Frame Reception

### 22.2.4 CAN Bus Error Timing

Figure 22.30 shows an operation example of when a CAN bus error occurs.

- (1) When a CAN bus error is detected, the STATE\_BUSERROR bit in the CiSTR register is set to "1", (error occurred) and the BEIS bit in the CiEISTR register is set to "1" (interrupt requested). The CAN starts transmitting the error frame.




Figure 22.30 Operation Timing when a CAN Bus Error Occurs

## 22.3 CAN Interrupts

The CANj interrupt (j=0 to 2) is provided as the CAN interrupt. Figure 22.31 shows a block diagram of the CAN interrupt.

The following factors cause the CAN-associated interrupt request to be generated.

- The CAN0 slot i (i=0 to 15) completes a transmission
- The CAN0 slot i completes a reception
- The CAN0 module detects a bus error
- The CAN0 module moves into an error-passive state
- The CAN0 module moves into a bus-off state

The CANj interrupt, caused by one of the CANi interrupt request factors listed above, is generated via the OR circuit.

If an interrupt request factor is established, the corresponding bit in the C0SISTR register is set to "1" (interrupt requested) when the CAN0 slot k completes a transmission or a reception. The corresponding bit in the C0EISTR register is set to "1" (interrupt requested) when the CANi module detects a bus error, moves into an error-passive state, or moves into a bus-off state.

The CAN0 interrupt request signal is set to "1" when the corresponding bit in the C0SISTR or C0EISTR is set to "1" and the corresponding bit in the C0SIMKR or C0EIMKR is set to "1".

When the CAN0 interrupt request signal changes from "0" to "1", all CANjR bits in the IIO9IR to IIO11IR registers are set to "1" (interrupt requested).

If at least one of the CANjE bits in the IIO9IE to IIO11IE registers is set to "1" (interrupt enabled), the IR bits in the corresponding CANjIC registers are set to "1" (interrupt requested). The CAN0 interrupt request signal remains set to "1" if another interrupt request causes a corresponding bit in the C0SISTR or C0EISTR to be set to "1" and the corresponding bit in the C0SIMKR or C0EIMKR to be set to "1" after the CAN0 interrupt request signal changes "0" to "1". The CANjR and IR bits also remain unchanged. Bits in the C0SISTR or C0EISTR register and CANjR bits (j=0 to 2) in the IIO9IR to IIO11IR registers are not set to "0" automatically, interrupt acknowledgment notwithstanding. Set these bits to "0" by program.

The CANi interrupts are acknowledged when the CANjR bit in the IIO9IR to IIO11IR register and the corresponding bit in the C0SISTR or C0EISTR register, which are set to enable interrupts though setting the C0SIMKR or C0EIMKR register, are set to "0". If these bits remain set to "1", all CAN-associated interrupt request factors become invalid.




Figure 22.31 CAN Interrupts

## 23. DRAMC

The DRAM controller (DRAMC) controls the DRAM area, which ranges from 512 Kbytes to 8 Mbytes. Table 23.1 lists specifications of the DRAMC.

**Table 23.1 DRAMC Specifications**

Item	Specification
DRAM Area	512 KB, 1 MB, 2 MB, 4 MB, 8 MB
Bus Control	2CAS/1W
Refresh	CAS-before-RAS refresh, Self refresh
Supported Function Mode	EDO, fast page mode
Wait State Insertion	1-wait state, 2-wait state

Table 23.2 shows pins associated with DRAMC. Signals listed in Table 23.2 are output by setting the AR2 to AR0 bits in the DRAMCONT register for the DRAM area and accessing DRAM. See **Table 7.9** for  $\overline{\text{RAS}}$ ,  $\overline{\text{CASL}}$ ,  $\overline{\text{CASH}}$  and  $\overline{\text{DW}}$  signal operations. Figure 23.1 shows the DRAMCONT register and REFCNT register.

**Table 23.2 DRAMC-associated Pins**

Port	Bus for Device Access except DRAM <sup>(1)</sup>	Bus for DRAM Access
P0	D0 to D7	D0 to D7
P1	D8 to D15	D8 to D15 <sup>(2)</sup>
P3	A8 to D15	MA0 to MA7
P40 to P44	A16 to A20	MA8 to MA12
P50	$\overline{\text{WRL}}$ / $\overline{\text{WR}}$	$\overline{\text{CASL}}$
P51	$\overline{\text{WRH}}$ / $\overline{\text{BHE}}$	$\overline{\text{CASH}}$
P52	$\overline{\text{RD}}$	$\overline{\text{DW}}$
P56	ALE	RAS

**NOTES:**

1. This is an example of the separate bus and 16-bit data bus.
2. This bus is available when the DS2 bit in the DS register is set to "1" (16-bit data bus) and the PM02 bit in the PM0 register is set to "1" ( $\overline{\text{RD}}$ / $\overline{\text{WRL}}$ / $\overline{\text{WRH}}$  in R/W mode).



DRAMC is not available when the PM11 to PM10 bits in the PM1 register are set to "112" (mode 3). Set the PM11 to PM10 bits to "002," "012" or "102" (mode 0 to 2). When the 16-bit DRAM data bus is selected, set the PM02 bit in the PM0 register to "1" ( $\overline{RD}/\overline{WRH}/\overline{WRL}$ ).

Required wait time between DRAM power-on and memory operation, and necessary processing of dummy cycle for refresh varies with externally attached DRAM specifications.

## 23.1 DRAMC Multiplexed Address Output

DRAMC outputs signals, which are multiplexed row addresses and column addresses, to address bus A8 to A20. Figure 23.2 shows an output format for multiplexed addresses.

## 23.2 Refresh

### 23.2.1 Refresh

Refresh method is the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh. The REFCNT register controls the refresh interval. Refresh signals are not output in a hold state.

The setting value of the REFCNT register is obtained as follows:

The value of the REFCNT register (0016 to FF16) = refresh interval time / (CPU clock frequency X 32) - 1

### 23.2.2 Self-Refresh

The refresh signal described in 23.2.1 stops while the CPU stops in stop mode, etc. The DRAM self-refresh function can be activated by setting the self-refresh before the CPU stops. Setting and cancellation procedures for the self-refresh are as follows:

(1) Setting self-refresh (with 1 wait state, 4 Mbytes)

```

...
mov.b  #00000001b,DRAMCONT    ;Set the AR2 to AR0 bits to "0002" (DRAM disabled)
mov.b  #10001011b,DRAMCONT    ;Set the AR2 to AR0 bits again and the SREF bit to "1"
                                   (self-refresh on) simultaneously

nop    ;Execute the nop instruction twice
nop    ;
...

```

(2) Cancellation of self-refresh (with 1 wait state, 4M bytes)

```



...
mov.b  #00000001b,DRAMCONT    ;Set the AR2 to 0 bits to "0002" (self-refresh cancellation)
                                   and the SREF bit to "0" (DRAM disabled) simultaneously
mov.b  #00001011b,DRAMCONT    ;Set the AR2 to AR0 bits again
mov.b  400h, 400h              ;DRAM access is disabled immediately after cancellation.
                                   This is an example of a dummy read operation.
...

```

Both  $\overline{RAS}$  and  $\overline{CAS}$  are held "L" during self-refresh. When devices other than DRAM are attached, the  $\overline{WR}$  signal is held "L". Take procedures such as applying an "H" signal to the  $\overline{CS}$ .

Figures 23.3 to 23.5 show bus timings during DRAM access.



**(1) In 8-bit Bus Mode****(2) In 16-bit Bus Mode**

( ): disabled bits, :bits which output addresses changed by data bus width and the DRAM area

–: indeterminate


**NOTES:**

- The above applies when using a 4Mx1 or 4Mx4 memory configuration. When using a 4Mx16 configuration, implement the following combinations:


For row addresses, MA0 to MA12; for column addresses, MA2 to MA8, MA11 and MA12.

Or for row addresses, MA1 to MA12; for column addresses, MA2 to MA9, MA11 and MA12.

**Figure 23.2 Multiplexed Address Output Pattern**


**(1) Read cycle (WT bit = 0 with 2 wait states)****NOTES:**

1. With an 8-bit data bus, only  $\overline{\text{CASL}}$  outputs a data enabled to read.  $\overline{\text{CASH}}$  outputs an indeterminate data.


**(2) Write cycle (WT bit = 0)****NOTES:**

1. With an 8-bit data bus, only  $\overline{\text{CASL}}$  outputs data enabled to read.  $\overline{\text{CASH}}$  outputs an indeterminate data.

**Figure 23.3 Bus Timing during DRAM Access (1)**


**(1) Read cycle (WT bit = 1 with 1 wait state)****NOTES:**

1. With an 8-bit data bus, only  $\overline{\text{CASL}}$  outputs a data enabled to read.  $\overline{\text{CASH}}$  outputs an indeterminate data.

**(2) Write cycle (WT bit = 1)****NOTES:**

1. With an 8-bit data bus, only  $\overline{\text{CASL}}$  outputs a data enabled to read.  $\overline{\text{CASH}}$  outputs an indeterminate data.


**Figure 23.4 Bus Timing during DRAM Access (2)**

(1)  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle

## NOTES:

1. With an 8-bit data bus, only  $\overline{\text{CASL}}$  outputs a data enabled to read.  $\overline{\text{CASH}}$  outputs an indeterminate data.

## (1) Self-Refresh cycle



## NOTES:

1. With an 8-bit data bus, only  $\overline{\text{CASL}}$  outputs a data enabled to read.  $\overline{\text{CASH}}$  outputs an indeterminate data.

Figure 23.5 Bus Timing during DRAM Access (3)

## 24. Programmable I/O Ports

87 programmable I/O ports from P0 to P10 (excluding P85) are available in the 100-pin package and 123 programmable I/O ports from P0 to P15 (excluding P85) are in the 144-pin package. The direction registers determine each port status, input or output. The pull-up control registers determine whether the ports, divided into groups of four ports, are pulled up or not. P85 is an input port and no pull-up for this port is allowed. The P8\_5 bit in the P8 register indicates an  $\overline{\text{NMI}}$  input level since P85 shares pins with  $\overline{\text{NMI}}$ .

Figures 24.1 to 24.4 show programmable I/O port configurations.

Each pin functions as the programmable I/O port, an I/O pin for internal peripheral functions or the bus control pin.

To use the pins as input or output pins for internal peripheral functions, refer to the explanations for each function. Refer to **7. Bus** when used as the bus control pin.

The registers, described below, are associated with the programmable I/O ports.

### 24.1 Port Pi Direction Register (PDi Register, i=0 to 15)

Figure 24.5 shows the PDi register.

The PDi register selects input or output status of a programmable I/O port. Each bit in the PDi register corresponds to a port.

In memory expansion and microprocessor mode, pins being used as bus control pins (A0 to A22,  $\overline{\text{A23}}$ , D0 to D15, MA0 to MA12,  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$ ,  $\overline{\text{WRL}}/\overline{\text{WR}}/\overline{\text{CASL}}$ ,  $\overline{\text{WRH}}/\overline{\text{BHE}}$ ,  $\overline{\text{RD}}/\overline{\text{DW}}$ , BCLK/ALE/CLKOUT, HLDA/ALE, HOLD, ALE/RAS, and  $\overline{\text{RDY}}$ ) cannot be controlled by the PDi register. No bits controlling P85 are provided in the direction registers.

### 24.2 Port Pi Register (Pi Register, i=0 to 15)

Figure 24.6 shows the Pi register.

The Pi register writes and reads data to communicate with external devices. The Pi register consists of a port latch to hold output data and a circuit to read pin states. Each bit in the Pi register corresponds to a port.

In memory expansion and microprocessor mode, pins being used as bus control pins (A0 to A22,  $\overline{\text{A23}}$ , D0 to D15, MA0 to MA12,  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$ ,  $\overline{\text{WRL}}/\overline{\text{WR}}/\overline{\text{CASL}}$ ,  $\overline{\text{WRH}}/\overline{\text{BHE}}$ ,  $\overline{\text{RD}}/\overline{\text{DW}}$ , BCLK/ALE/CLKOUT, HLDA/ALE, HOLD, ALE/RAS, and  $\overline{\text{RDY}}$ ) cannot be controlled by the Pi register.

### 24.3 Function Select Register Aj (PSj Register) (j=0 to 3, 5 to 9)

Figures 24.7 to 24.11 show the PSj registers.

The PSj register selects either I/O port or peripheral function output if an I/O port shares pins with a peripheral function output (excluding DA0 and DA1.)

Tables 24.3 to 24.12 list peripheral function output control settings for each pin.

When multiple peripheral function outputs are assigned to a pin, set the PSLk (k=0 to 3) and PSC registers to select which function is used.

### 24.4 Function Select Register Bk (PSLk Register) (k=0 to 3)

Figures 24.12 and 24.13 show the PSL0 to PSL3 registers.

When multiple peripheral function outputs are assigned to a pin, the PSL0 to PSL3 registers select which peripheral function output is used.

Refer to **24.9 Analog Input and Other Peripheral Function Input** for the PSL3\_3 to PSL3\_6 bits in the PSL3 register.

### 24.5 Function Select Register C (PSC Register)

Figure 24.14 show the PSC register.

When multiple peripheral function outputs are assigned to a pin, the PSC register select which peripheral function output is used.

Refer to **24.9 Analog Input and Other Peripheral Function Input** for the PSC\_7 bit in the PSC register.

### 24.6 Pull-up Control Register 0 to 4 (PUR0 to PUR4 Registers)

Figures 24.15 to 24.16 show the PUR0 to PUR4 registers.

The PUR0 to PUR4 registers select whether the ports, divided into groups of four ports, are pulled up or not. Ports with bits in the PUR0 to PUR4 registers set to "1" (pull-up) and the direction registers set to "0" (input mode) are pulled up.

Set bits in the PUR0 and PUR1 registers which control P0 to P5, used as bus in memory expansion and microprocessor mode, to "0" (no pull-up) . P0, P1, P40 to P43 can be pulled up when they are used as input ports in memory expansion and microprocessor mode.

### 24.7 Port Control Register (PCR Register)

Figure 24.17 shows the PCR register.

The PCR register selects either CMOS output or N-channel open drain output as the P1 output format. If the PCR0 bits is set to "1", N-channel open drain output is selected because the P-channel in the CMOS port is turned off. This is, however, not a perfect open drain. Therefore, the absolute maximum rating of the input voltage is from -0.3V to Vcc + 0.3V.

If P1 is used as the data bus in memory expansion and microprocessor mode, set the PCR0 bit to "0". If P1 is used as a port in memory expansion and microprocessor mode, the PCR0 bit determines the output format.

### 24.8 Input Function Select Register (IPS Register)

Figure 24.18 shows the IPS registers.


The IPS0 to IPS1 and IPS3 bits in the IPS register and the IPSA\_0 and IPSA\_3 bits in the IPSA register select which pin is assigned the intelligent I/O or CAN input functions.

Refer to **24.9 Analog Input and Other Peripheral Function Input** for the IPS2 bit.

### 24.9 Analog Input and Other Peripheral Function Input

The PSL3\_3 to PSL3\_6 bits in the PSL3 register, the PSC\_7 bit in the PSC register and the IPS2 bit in the ISP register are each used to separate analog I/O ports from other peripheral functions. Setting the corresponding bit to "1" (analog I/O) to use the analog I/O port (DA0, DA1, ANEX0, ANEX1, AN4 to AN7 or AN150 to AN157) prevents an intermediate potential from being impressed to other peripheral functions. The impressed intermediate potential may cause increase in power consumption.

Set the corresponding bit to "0" (except analog I/O) when analog I/O is not used. All peripheral function inputs except the analog I/O port are available when the corresponding bit is set to "0". These inputs are indeterminate when the bit is set to "1". When the PSC\_7 bit is set to "1", key input interrupt request remains unchanged regardless of K10 to K13 pin input level change.




Option Port	(A) Hysteresis	Circuit (B) Peripheral Function Input	Circuit (C) Analog I/F
P0 <sub>0</sub> to P0 <sub>7</sub> P2 <sub>0</sub> to P2 <sub>7</sub>	—	—	○
P3 <sub>0</sub> to P3 <sub>7</sub> P4 <sub>0</sub> to P4 <sub>7</sub> P5 <sub>0</sub> to P5 <sub>2</sub> P5 <sub>4</sub>	—	—	—
P5 <sub>5</sub>	—	○	—
P5 <sub>6</sub>	—	—	—
P5 <sub>7</sub>	—	○	—
P8 <sub>3</sub> , P8 <sub>4</sub>	○	○	—
P8 <sub>6</sub>	—	—	—
P8 <sub>7</sub>	—	○	○
P10 <sub>0</sub> to P10 <sub>3</sub>	—	—	○
P10 <sub>4</sub> to P10 <sub>7</sub>	○	○	○
P11 <sub>4</sub> P14 <sub>4</sub> to P14 <sub>6</sub>	—	—	—
P15 <sub>2</sub> , P15 <sub>3</sub> P15 <sub>6</sub> , P15 <sub>7</sub>	—	○	○

NOTES:

1. These ports are provided in the 144-pin package only.

Figure 24.1 Programmable I/O Ports (1)

### Programmable I/O Ports with the Port Control Register



Option	(A) Hysteresis	Circuit (B) Peripheral Function Input
Port		
P10 to P14	—	—
P15 to P17	○	○

○ : Available, — : Not available





Figure 24.2 Programmable I/O Ports (2)



## Programmable I/O Ports with the Function Select Register



Option	(A) Hysteresis	Circuit (B) Peripheral Function Input	Circuit (C) Analog I/F	Circuit (D)
Port				
P53	—	—	—	○
P60 to P67	—	○	—	○
P70, P71 (Note 1)	—	○	—	—
P76, P77	—	○	—	○
P82	○	○	—	○
P90 to P92	—	○	—	○
P93 to P96	—	○	○	○
P97	—	○	—	○
P110	—	—	—	○
P111, P112	—	○	—	○
P113 P120	—	—	—	○
P121, P122	—	○	—	○
P123 to P127 P130 to P134	—	—	—	○
P135, P136	—	○	—	○
P137 P140, P141	—	—	—	○
P142, P143	—	○	—	○
P150, P151 P154, P155	—	○	○	○

○ : Available, — : Not available

## NOTES:

1. P70 and P71 are ports for the N-channel open drain output.
2. These ports are provided in the 144-pin package only.

(Note 2)

Figure 24.3 Programmable I/O Ports (3)




Figure 24.4 Programmable I/O Ports (4)





Figure 24.5 PD0 to PD15 Registers

Port Pi Register (i=0 to 15)<sup>(1, 2)</sup>

## NOTES:

1. In memory expansion and microprocessor mode, the direction register of pins being used as bus control pins (A0 to A22, A23, D0 to D15, MA0 to MA12, CS0 to CS3, WRL/WR/CASL, WRH/BHE/CASH, RD/DW, BCLK/ALE/CLKout, HLDA/ALE, HOLD, ALE/RAS, and RDY) cannot be changed.
2. The P11 to P15 registers are provided in the 144-pin package only.
3. P70 and P71 are ports for the N-channel open drain output. The pins go into a high-impedance state when P70 and P71 output a high-level signal ("H").
4. The P85 bit is for read only.
5. Nothing is assigned to the P11\_5 to P11\_7 bits in the P11 register and the P14\_7 bit in the P14 register. If write, set these bits to "0". When read, their contents are indeterminate.

Figure 24.6 P0 to P15 Registers

## Function Select Register A0


Symbol								Address		After Reset	
PS0								03B0 <sub>16</sub>		00 <sub>16</sub>	
b7	b6	b5	b4	b3	b2	b1	b0	Bit Symbol	Bit Name	Function	RW
								PS0_0	Port P6 <sub>0</sub> Output Function Select Bit	0 : I/O port 1 : RTS <sub>0</sub>	RW
								PS0_1	Port P6 <sub>1</sub> Output Function Select Bit	0 : I/O port 1 : CLK <sub>0</sub> output	RW
								PS0_2	Port P6 <sub>2</sub> Output Function Select Bit	0 : I/O port 1 : Selected by the PSL0_2 bit	RW
								PS0_3	Port P6 <sub>3</sub> Output Function Select Bit	0 : I/O port 1 : TxD <sub>0</sub> /SDA <sub>0</sub> output	RW
								PS0_4	Port P6 <sub>4</sub> Output Function Select Bit	0 : I/O port 1 : Selected by the PSL0_4 bit	RW
								PS0_5	Port P6 <sub>5</sub> Output Function Select Bit	0 : I/O port 1 : CLK <sub>1</sub> output	RW
								PS0_6	Port P6 <sub>6</sub> Output Function Select Bit	0 : I/O port 1 : Selected by the PSL0_6 bit	RW
								PS0_7	Port P6 <sub>7</sub> Output Function Select Bit	0 : I/O port 1 : TxD <sub>1</sub> /SDA <sub>1</sub> output	RW

## Function Select Register A1

b7   b6   b5   b4   b3   b2   b1   b0								Symbol	Address	After Reset
								PS1	03B1 <sub>16</sub>	00 <sub>16</sub>

Figure 24.7 PS0 Register and PS1 Register

## Function Select Register A2




Symbol  
PS2

Address  
03B4<sub>16</sub>

After Reset  
00X0 0000<sub>2</sub>

Bit Symbol	Bit Name	Function	RW
PS2_0	Port P8 <sub>0</sub> Output Function Select Bit	0 : I/O port 1 : Selected by the PSL2_0 bit	RW
PS2_1	Port P8 <sub>1</sub> Output Function Select Bit	0 : I/O port 1 : Selected by the PSL2_1 bit	RW
PS2_2	Port P8 <sub>2</sub> Output Function Select Bit	0 : I/O port 1 : Selected by the PSL2_2 bit	RW
(b4 - b3)	Reserved Bit	Set to "0"	RW
(b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
(b7 - b6)	Reserved Bit	Set to "0"	RW

Function Select Register A3<sup>(1)</sup>

Symbol  
PS3

Address  
03B5<sub>16</sub>


After Reset  
00<sub>16</sub>

Bit Symbol	Bit Name	Function	RW
PS3_0	Port P9 <sub>0</sub> Output Function Select Bit	0 : I/O port 1 : CLK3 output	RW
PS3_1	Port P9 <sub>1</sub> Output Function Select Bit	0 : I/O port 1 : Selected by the PSL3_1 bit	RW
PS3_2	Port P9 <sub>2</sub> Output Function Select Bit	0 : I/O port 1 : Selected by the PSL3_2 bit	RW
PS3_3	Port P9 <sub>3</sub> Output Function Select Bit	0 : I/O port 1 : $\overline{\text{RTS3}}$	RW
PS3_4	Port P9 <sub>4</sub> Output Function Select Bit	0 : I/O port 1 : $\overline{\text{RTS4}}$	RW
PS3_5	Port P9 <sub>5</sub> Output Function Select Bit	0 : I/O port 1 : CLK4 output	RW
PS3_6	Port P9 <sub>6</sub> Output Function Select Bit	0 : I/O port 1 : TxD4/SDA4 output	RW
PS3_7	Port P9 <sub>7</sub> Output Function Select Bit	0 : I/O port 1 : Selected by the PSL3_7 bit	RW

## NOTES:

- Set the PD9 register immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 register.

Figure 24.8 PS2 Register and PS3 Register

Function Select Register A5<sup>(1)</sup>

Symbol  
PS5


Address  
03B9<sub>16</sub>

After Reset  
XXX0 0000<sub>2</sub>

Bit Symbol	Bit Name	Function	RW
PS5_0	Port P11 <sub>0</sub> Output Function Select Bit	0 : I/O port 1 : OUTC1 <sub>0</sub> / ISTxD1/BE1 <sub>OUT</sub>	RW
PS5_1	Port P11 <sub>1</sub> Output Function Select Bit	0 : I/O port 1 : OUTC1 <sub>1</sub> / ISCLK1 output	RW
PS5_2	Port P11 <sub>2</sub> Output Function Select Bit	0 : I/O port 1 : OUTC1 <sub>2</sub>	RW
PS5_3	Port P11 <sub>3</sub> Output Function Select Bit	0 : I/O port 1 : OUTC1 <sub>3</sub>	RW
— (b4)	Reserved Bit	Set to "0"	RW
— (b7 - b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

## NOTES:

1. The PS5 register is provided in the 144-pin package only.

Function Select Register A6<sup>(1)</sup>

Symbol  
PS6

Address  
03BC<sub>16</sub>

After Reset  
00<sub>16</sub>

Bit Symbol	Bit Name	Function	RW
PS6_0	Port P12 <sub>0</sub> Output Function Select Bit	0 : I/O port 1 : OUTC3 <sub>0</sub> /ISTxD3	RW
PS6_1	Port P12 <sub>1</sub> Output Function Select Bit	0 : I/O port 1 : OUTC3 <sub>1</sub> /ISCLK3 output	RW
PS6_2	Port P12 <sub>2</sub> Output Function Select Bit	0 : I/O port 1 : OUTC3 <sub>2</sub>	RW
PS6_3	Port P12 <sub>3</sub> Output Function Select Bit	0 : I/O port 1 : OUTC3 <sub>3</sub>	RW
PS6_4	Port P12 <sub>4</sub> Output Function Select Bit	0 : I/O port 1 : OUTC3 <sub>4</sub>	RW
PS6_5	Port P12 <sub>5</sub> Output Function Select Bit	0 : I/O port 1 : OUTC3 <sub>5</sub>	RW
PS6_6	Port P12 <sub>6</sub> Output Function Select Bit	0 : I/O port 1 : OUTC3 <sub>6</sub>	RW
PS6_7	Port P12 <sub>7</sub> Output Function Select Bit	0 : I/O port 1 : OUTC3 <sub>7</sub>	RW

## NOTES:

1. The PS6 register is provided in the 144-pin package only.

Figure 24.9 PS5 Register and PS6 Register

Function Select Register A7<sup>(1)</sup>

Symbol								Address	After Reset
PS7								03BD <sub>16</sub>	00 <sub>16</sub>
b7	b6	b5	b4	b3	b2	b1	b0		

## NOTES:

1. The PS7 register is provided in the 144-pin package only.

Function Select Register A8<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
	0	0	0					PS8	03A0 <sub>16</sub>	X000 0000 <sub>2</sub>	
								Bit Symbol	Bit Name	Function	RW
								PS8_0	Port P14 <sub>0</sub> Output Function Select Bit	0 : I/O port 1 : OUTC14	RW
								PS8_1	Port P14 <sub>1</sub> Output Function Select Bit	0 : I/O port 1 : OUTC15	RW
								PS8_2	Port P14 <sub>2</sub> Output Function Select Bit	0 : I/O port 1 : OUTC16	RW
								PS8_3	Port P14 <sub>3</sub> Output Function Select Bit	0 : I/O port 1 : OUTC17	RW
								(b6 - b4)	Reserved Bit	Set to "0"	RW
								(b7)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

## NOTES:

- 1: The PS8 register is provided in the 144-pin package only.

Figure 24.10 PS7 Register and PS8 Register

Function Select Register A9<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
0	0			0	0			PS9	03A1 <sub>16</sub>	00 <sub>16</sub>

Bit Symbol	Bit Name	Function	RW
PS9_0	Port P15 <sub>0</sub> Output Function Select Bit	0 : I/O port 1 : OUTC0 <sub>0</sub> / ISTxD0/BE0 <sub>OUT</sub>	RW
PS9_1	Port P15 <sub>1</sub> Output Function Select Bit	0 : I/O port 1 : OUTC0 <sub>1</sub> / ISCLK0 output	RW
— (b3 - b2)	Reserved Bit	Set to "0"	RW
PS9_4	Port P15 <sub>4</sub> Output Function Select Bit	0 : I/O port 1 : OUTC0 <sub>4</sub>	RW
PS9_5	Port P15 <sub>5</sub> Output Function Select Bit	0 : I/O port 1 : OUTC0 <sub>5</sub>	RW
— (b7 - b6)	Reserved Bit	Set to "0"	RW

## NOTES:

1. The PS9 register is provided in the 144-pin package only.

Figure 24.11 PS9 Register







Figure 24.12 PSL0 Register and PSL1 Register

## Function Select Register B2




Symbol  
PSL2

Address  
03B6<sub>16</sub>

After Reset  
00X0 0000<sub>2</sub>

Bit Symbol	Bit Name	Function	RW
PSL2_0	Port P8 <sub>0</sub> Output Peripheral Function Select Bit	0 : TA4 <sub>OUT</sub> output 1 : U	RW
PSL2_1	Port P8 <sub>1</sub> Output Peripheral Function Select Bit	0 : $\overline{U}$ 1 : OUTC3 <sub>0</sub> /ISTxD3	RW
PSL2_2	Port P8 <sub>2</sub> Output Peripheral Function Select Bit	0 : OUTC3 <sub>2</sub> 1 : CAN <sub>OUT</sub>	RW
— (b4 - b3)	Reserved Bit	Set to "0"	RW
— (b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
— (b7 - b6)	Reserved Bit	Set to "0"	RW

## Function Select Register B3



Symbol  
PSL3

Address  
03B7<sub>16</sub>


After Reset  
00<sub>16</sub>

Bit Symbol	Bit Name	Function	RW
— (b0)	Reserved Bit	Set to "0"	RW
PSL3_1	Port P9 <sub>1</sub> Output Peripheral Function Select Bit	0 : SCL3 output 1 : STxD3	RW
PSL3_2	Port P9 <sub>2</sub> Output Peripheral Function Select Bit	0 : TxD3/SDA3 output 1 : OUTC2 <sub>0</sub> /ISTxD2/IE <sub>OUT</sub>	RW
PSL3_3	Port P9 <sub>3</sub> Output Peripheral Function Select Bit	0 : Other than DA0 1 : DA0 <sup>(1)</sup>	RW
PSL3_4	Port P9 <sub>4</sub> Output Peripheral Function Select Bit	0 : Other than DA1 1 : DA1 <sup>(1)</sup>	RW
PSL3_5	Port P9 <sub>5</sub> Output Peripheral Function Select Bit	0 : Other than ANEX0 1 : ANEX0 <sup>(1)</sup>	RW
PSL3_6	Port P9 <sub>6</sub> Output Peripheral Function Select Bit	0 : Other than ANEX1 1 : ANEX1 <sup>(1)</sup>	RW
PSL3_7	Port P9 <sub>7</sub> Output Peripheral Function Select Bit	0 : SCL4 output 1 : STxD4	RW

## NOTES:

- Although DA0, DA1, ANEX0 and ANEX1 can be used when this bit is set to "0", power consumption may increase.

Figure 24.13 PSL2 Register and PSL3 Register

**Figure 24.14 PSC Register**

b7	b6	b5	b4	b3	b2	b1	b0

After Reset  
00<sub>16</sub>

Bit Symbol	Bit Name	Function	RW
PU00	P0 <sub>0</sub> to P0 <sub>3</sub> Pull-Up	Pull-up setting for corresponding port 0 : Not pulled up 1 : Pulled up	RW
PU01	P0 <sub>4</sub> to P0 <sub>7</sub> Pull-Up		RW
PU02	P1 <sub>0</sub> to P1 <sub>3</sub> Pull-Up		RW
PU03	P1 <sub>4</sub> to P1 <sub>7</sub> Pull-Up		RW
PU04	P2 <sub>0</sub> to P2 <sub>3</sub> Pull-Up		RW
PU05	P2 <sub>4</sub> to P2 <sub>7</sub> Pull-Up		RW
PU06	P3 <sub>0</sub> to P3 <sub>3</sub> Pull-Up		RW
PU07	P3 <sub>4</sub> to P3 <sub>7</sub> Pull-Up		RW

1. Set each bit in the PUR0 register to "0" since P0 to P5 operate as the address bus in the memory expansion mode and microprocessor mode. Pull-up or no pull-up setting can be selected when using these ports as I/O ports.

b7	b6	b5	b4	b3	b2	b1	b0
X	X	X	X				

After Reset  
XXXX 0000<sub>2</sub>

Bit Symbol	Bit Name	Function	RW
PU10	P40 to P43 Pull-Up	Pull-up setting for corresponding port 0 : Not pulled up 1 : Pulled up	RW
PU11	P44 to P47 Pull-Up		RW
PU12	P50 to P53 Pull-Up		RW
PU13	P54 to P57 Pull-Up		RW
_____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_____

1. Set each bit in the PUR1 register to "0" since P0 to P5 operate as the address bus in the memory expansion mode and microprocessor mode. Pull-up or no pull-up setting can be selected when using these ports as I/O ports.

b7	b6	b5	b4	b3	b2	b1	b0

After Reset  
00<sub>16</sub>

Bit Symbol	Bit Name	Function	RW
PU20	P60 to P63 Pull-Up	Pull-up setting for corresponding port 0 : Not pulled up 1 : Pulled up	RW
PU21	P64 to P67 Pull-Up		RW
PU22	P72 to P73 Pull-Up <sup>(1)</sup>		RW
PU23	P74 to P77 Pull-Up		RW
PU24	P80 to P83 Pull-Up		RW
PU25	P84 to P87 Pull-Up <sup>(2)</sup>		RW
PU26	P90 to P93 Pull-Up		RW
PU27	P94 to P97 Pull-Up		RW

1. P70 and P71 cannot be pulled up.
2. P85 cannot be pulled up.

**Figure 24.15 PUR0 Register, PUR1 Register and PUR2 Register**

## Pull-Up Control Register 3

&lt;144-pin package&gt;


b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
								PUR3	03DB <sub>16</sub>	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								PU30	P10 <sub>0</sub> to P10 <sub>3</sub> Pull-Up	Pull-up setting for corresponding port 0 : Not pulled up 1 : Pulled up	RW
								PU31	P10 <sub>4</sub> to P10 <sub>7</sub> Pull-Up		RW
								PU32	P11 <sub>0</sub> to P11 <sub>3</sub> Pull-Up		RW
								PU33	P11 <sub>4</sub> Pull-Up		RW
								PU34	P12 <sub>0</sub> to P12 <sub>3</sub> Pull-Up		RW
								PU35	P12 <sub>4</sub> to P12 <sub>7</sub> Pull-Up		RW
								PU36	P13 <sub>0</sub> to P13 <sub>3</sub> Pull-Up		RW
								PU37	P13 <sub>4</sub> to P13 <sub>7</sub> Pull-Up		RW

## Pull-Up Control Register 3

&lt;100-pin package&gt;

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
0	0	0	0	0	0			PUR3	03DB <sub>16</sub>	00 <sub>16</sub>	
								Bit Symbol	Bit Name	Function	RW
								PU30	P10 <sub>0</sub> to P10 <sub>3</sub> Pull-Up	Pull-up setting for corresponding port 0 : Not pulled up 1 : Pulled up	RW
								PU31	P10 <sub>4</sub> to P10 <sub>7</sub> Pull-Up		RW
								____ (b7 - b2)	Reserved Bit	Set to "0"	RW


Pull-Up Control Register 4<sup>(1)</sup>

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset		
								PUR4	03DC <sub>16</sub>	XXXX 0000 <sub>2</sub>		
								Bit Symbol	Bit Name	Function	RW	
								PU40	P14 <sub>0</sub> to P14 <sub>3</sub> Pull-Up	Pull-up setting for corresponding port 0 : Not pulled up 1 : Pulled up	RW	
								PU41	P14 <sub>4</sub> to P14 <sub>7</sub> Pull-Up		RW	
								PU42	P15 <sub>0</sub> to P15 <sub>3</sub> Pull-Up		RW	
								PU43	P15 <sub>4</sub> to P15 <sub>7</sub> Pull-Up		RW	
								_____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.			_____

## NOTES:

- Set the PUR4 register to "00<sub>16</sub>" in the 100-pin package.

Figure 24.16 PUR3 Register and PUR4 Register

Port Control Register<sup>(1)</sup>

Symbol  
PCR

Address  
03FF<sub>16</sub>

After Reset  
XXXX XXX0<sub>2</sub>


Bit Symbol	Bit Name	Function	RW
PCR0	Port P1 Control Bit	0 : CMOS output as P1 output format 1 : N-channel open drain output <sup>(2)</sup>	RW
— (b7 - b1)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

## NOTES:

1. Set the PUR0 bit to "0" since P1 operates as the data bus in memory expansion mode and microprocessor mode. When using the ports as I/O ports, CMOS port or N-channel open drain can be selected.
2. This function is designed, not to make port P1 a full open drain, but to turn off the P channel in the CMOS port.  
Absolute maximum rating of the input voltage is from -0.3V to V<sub>CC</sub> + 3.0V.

Figure 23.17 PCR Register

## Input Function Select Register



Symbol  
IPS

Address  
0178<sub>16</sub>

After Reset  
00<sub>16</sub>

Bit Symbol	Bit Name	Function	RW
IPS0	Group 0 Input Pin Select Bit 0	Assigns each function of INPC0 <sub>0</sub> , INPC0 <sub>1</sub> /ISCLK0 and INPC0 <sub>2</sub> /ISRxD0/BE0 <sub>IN</sub> to the following ports. 0 : P7 <sub>6</sub> , P7 <sub>7</sub> , P8 <sub>0</sub> 1 : P15 <sub>0</sub> , P15 <sub>1</sub> , P15 <sub>2</sub>	RW
IPS1	Group 1 Input Pin Select Bit 1	Assigns each function of INPC1 <sub>1</sub> /ISCLK1 and INPC1 <sub>2</sub> /ISRxD1/BE1 <sub>IN</sub> to the following ports. 0 : P7 <sub>4</sub> , P7 <sub>5</sub> 1 : P11 <sub>1</sub> , P11 <sub>2</sub>	RW
IPS2	Port P15 Input Peripheral Function Select Bit	0 : Except AN15 <sup>(1)</sup> 1 : AN15	RW
IPS3	CAN <sub>IN</sub> Function Pin Select Bit	0 : P7 <sub>7</sub> 1 : P8 <sub>3</sub>	RW
IPS4	ISRxD2/IE <sub>IN</sub> Function Pin Select Bit	b5 b4 0 0 : P7 <sub>1</sub> 0 1 : P9 <sub>1</sub> 1 0 : P13 <sub>5</sub> 1 1 : Do not set to this value	RW
IPS5			RW
IPS6	ISCLK2 Function Pin Select Bit	0 : P6 <sub>4</sub> 1 : P13 <sub>6</sub>	RW
IPS7	ISRxD3 Function Pin Select Bit	0 : P8 <sub>1</sub> , P8 <sub>2</sub> 1 : P12 <sub>0</sub> , P12 <sub>2</sub>	RW

## NOTES:

1. Although AN15<sub>0</sub> to AN15<sub>7</sub> can be used when the IPS bit is set to "0", the power consumption may increase.

Figure 24.18 IPS Register

**Table 24.1 Unassigned Pin Settings in Single-chip Mode**

Pin Name	Setting
P0 to P15 (excluding P85) <sup>(1)</sup>	Enter input mode and connect each pin to VSS via a resistor (pull-down); or enter output mode and leave the pins open.
XOUT <sup>(2)</sup>	Leave pin open
NMI(P85)	Connect pin to VCC via a resistor (pull-up)
AVCC	Connect pin to VCC
AVSS, VREF, BYTE	Connect pins to VSS

**NOTES:**


1. P11 to P15 are provided in the 144-pin package only.
2. When the external clock is applied to the XIN pin, set the pin as written above.

**Table 24.2 Unassigned Pin Setting in Memory Expansion Mode and Microprocessor Mode**

Pin Name	Setting
P6 to P15 (excluding P85) <sup>(1)</sup>	Enter input mode and connect each pin to VSS via a resistor (pull-down); or enter output mode and leave pins open.
BHE, ALE, HLDA, XOUT <sup>(2)</sup> , BCLK	Leave pins open
HOLD, RDY, NMI(P85)	Connect pins to VCC via a resistor (pull-up)
AVCC	Connect pin to VCC
AVSS, VREF	Connect pins to VSS

**NOTES:**

1. P11 to P15 are provided in the 144-pin package only.
2. When the external clock is applied to the XIN pin, set the pin as written above.

**Figure 24.19 Unassigned Pin Handling**

**Table 24.3 Port P6 Peripheral Function Output Control**

	PS0 Register	PSL0 Register
Bit 0	0: P60/CTS0/SS0 1: RTS0	Set to "0"
Bit 1	0: P61/CLK0 (input) 1: CLK0 (output)	Set to "0"
Bit 2	0: P62/RxD0/SCL0 (input) 1: Selected by the PSL0 register	0: SCL0 (output) 1: STxD0
Bit 3	0: P63/SRxD0/SDA0 (input) 1: TxD0/SDA0 (output)	Set to "0"
Bit 4	0: P64/CTS1/SS1/ISCLK2 (input) 1: Selected by the PSL0 register	0: RTS1 1: OUT21/ISCLK2(output)
Bit 5	0: P65/CLK1(input) 1: CLK1(output)	Set to "0"
Bit 6	0: P66/RxD1/SCL1 (input) 1: Selected by the PSL0 register	0: SCL1(output) 1: STxD1
Bit 7	0: P67/SRxD1/SDA1 (input) 1: TxD1/SDA1 (output)	Set to "0"

**Table 24.4 Port P7 Peripheral Function Output Control**

	PS1 Register	PSL1 Register	PSC Register <sup>(1)</sup>
Bit 0	0: P70/SRxD2/TA0OUT(input)/ SDA2(input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: TA0OUT(output)	0: TxD2/SDA2(output) 1: OUTC20/ISTxD2/IEOUT
Bit 1	0: P71/TB5IN/TA0IN/RxD2/ISRxD2/IEIN/ SCL2(input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: STxD2	0: SCL2(output) 1: OUTC22
Bit 2	0: P72/TA1OUT(input)/CLK2(input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: TA1OUT(output)	0: CLK2(output) 1: V
Bit 3	0: P73/TA1IN/CTS2/SS2 1: Selected by the PSL1 register	0: Selected by the PSC register 1: $\bar{V}$	0: RTS2 1: OUTC10/ISTxD1/BE1OUT
Bit 4	0: P74/INPC11/ISCLK1(input)/TA2OUT(input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: W	0: TA2OUT(output) 1: OUTC11/ISCLK1(output)
Bit 5	0: P75/TA2IN/INPC12/ISRxD1/BE1IN 1: Selected by the PSL1 register	0: $\bar{W}$ 1: OUTC12	Set to "0"
Bit 6	0: P76/INPC00/TA3OUT(input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: TA3OUT(output)	0: OUTC00/ISTxD0/BE0OUT 1: CAN0OUT
Bit 7	0: P77/TA3IN/CANIN/ISCLK0(input)/INPC01 1: OUTC01/ISCLK0(output)	Set to "0"	0: P104 to P107 or $\bar{K}I0$ to $\bar{K}I3$ 1: AN4 to AN7 (No relation to P77)

**NOTES:**

1. Set the corresponding PSC\_i bit to "0" when setting the PSL1\_i bit (i=0 to 4, 6) to "1".

**Table 24.5 Port P8 Peripheral Function Output Control**

	PS2 Register	PSL2 Register
Bit 0	0: P80/INPC02/ISRxD0/BE0OUT/TA4OUT(input) 1: Selected by the PSL2 register	0: TA4OUT(output) 1: U
Bit 1	0: P81/TA4IN 1: Selected by the PSL2 register	0: $\bar{U}$ 1: OUTC32/ISTxD3
Bit 2	0: P82/INT0/ISRxD3 1: Selected by the PSL2 register	0: OUTC32 1: CANOUT
Bit 3 to 7	Set to "0"	



**Table 24.6 Port P9 Peripheral Function Output Control**

	PS3 Register	PSL3 Register
Bit 0	0: P90/TB0IN/CLK3(input) 1: CLK3(output)	Set to "0"
Bit 1	0: P91/TB1IN/RxD3/ISRxD2/SCL3(input)/IEIN 1: Selected by the PSL3 register	0: SCL3(output) 1: STxD3
Bit 2	0: P92/TB2IN/SRxD3/SDA3(input) 1: Selected by the PSL3 register	0: TxD3/SDA3(output) 1: OUTC20/ISTxD2/IEIN
Bit 3	0: P93/TB3IN/CTS3/SS3/DA0(output) 1: RTS3	0: Except DA0 1: DA0
Bit 4	0: P94/TB4IN/CTS4/SS4/DA1(output) 1: RTS4	0: Except DA1 1: DA1
Bit 5	0: P95/ANEX0/CLK4(input) 1: CLK4(output)	0: Except ANEX0 1: ANEX0
Bit 6	0: P96/SRxD4/ANEX1/SDA4(input) 1: TxD4/SDA4(output)	0: Except ANEX1 1: ANEX1
Bit 7	0: P97/RxD4/ADTRG/SCL4(input) 1: Selected by the PSL3 register	0: SCL4(output) 1: STxD4

**Table 24.7 Port P10 Peripheral Function Input Control**

	PSC Register
Bit 7	0: P104 to P107 or KI0 to KI3 1: AN4 to AN7

**Table 24.8 Port P11 Peripheral Function Output Control**

	PS5 Register
Bit 0	0: P110 1: OUTC10/ISTxD1/BE1OUT
Bit 1	0: P111/INPC11/ISCLK1(input) 1: OUTC11/ISCLK1(output)
Bit 2	0: P112/INPC12/ISRxD1/BE1IN 1: OUTC12
Bit 3	0: P113 1: OUTC13
Bit 4 to 7	Set to "0"

**Table 24.9 Port P12 Peripheral Function Output Control**

	PS6 Register
Bit 0	0: P120 1: OUTC30/ISTxD3
Bit 1	0: P121/ISCLK3(input) 1: OUTC31/ISCLK3(output)
Bit 2	0: P122/ISRxD3 1: OUTC32
Bit 3	0: P123 1: OUTC33
Bit 4	0: P124 1: OUTC34
Bit 5	0: P125 1: OUTC35
Bit 6	0: P126 1: OUTC36
Bit 7	0: P127 1: OUTC37

**Table 24.10 Port P13 Peripheral Function Output Control**

	PS7 Register
Bit 0	0: P130 1: OUTC24
Bit 1	0: P131 1: OUTC25
Bit 2	0: P132 1: OUTC26
Bit 3	0: P133 1: OUTC23
Bit 4	0: P134 1: OUTC20/ISTxD2/IEoUT
Bit 5	0: P135/ISRxD2/IEIN 1: OUTC22
Bit 6	0: P136/ISCLK2(input) 1: OUTC21/ISCLK2(output)
Bit 7	0: P137 1: OUTC27

**Table 24.11 Port P14 Peripheral Function Output Control**

	PS8 Register
Bit 0	0: P140 1: OUTC14
Bit 1	0: P141 1: OUTC15
Bit 2	0: P142/INPC16 1: OUTC16
Bit 3	0: P143/INPC17 1: OUTC17
Bit 4 to 7	Set to "0"

**Table 24.12 Port P15 Peripheral Function Output Control**

	PS9 Register
Bit 0	0: P150/INPC00/AN150 1: OUTC00/ISTxD0/BE0oUT
Bit 1	0: P151/INPC01/AN151/ISCLK0(input) 1: OUTC01/ISCLK0(output)
Bit 2 to 3	Set to "0"
Bit 4	0: P154/INPC04/AN154 1: OUTC04
Bit 4	0: P155/INPC05/AN155 1: OUTC05
Bit 6 to 7	Set to "0"

## 25. Flash Memory Version

Aside from the built-in flash memory, the flash memory version microcomputer has the same functions as the masked ROM version.

In the flash memory version, rewrite operations to the flash memory can be performed in three modes: CPU rewrite mode, standard serial I/O mode and parallel I/O mode.

Table 25.1 lists specifications of the flash memory version. See **Tables 1.1 and 1.2** for the items not listed in Table 25.1.

**Table 25.1 Flash Memory Version Specifications**

Item		Specification
Supply Voltage		4.2V to 5.5V (f(XIN) = 32MHz, no wait) 3.0V to 5.5V (f(XIN) = 20MHz, no wait)
Program and Erase Voltage		4.2V to 5.5V (through VDC), 3.0V to 3.6V (not through VDC) CPU clock=12.5MHz (1 wait state), CPU clock=6.25MHz (no wait)
Flash Memory Rewrite Mode		3 modes (CPU rewrite, standard serial I/O, parallel I/O)
Erase Block	User ROM Area	See Figure 25.1
	Boot ROM Area	1 block (8 Kbytes) <sup>(1)</sup>
Program Method		Per page (256 bytes)
Erase Method		All block erase, erase per block
Program and Erase Control Method		Software commands control programming and erasing on the flash memory
Protect Method		The lock bit protects each block in the flash memory
Number of Commands		8 commands
Program and Erase Endurance		100 cycles <sup>(3)</sup>
Data Retention		10 years
ROM Code Protection		Standard serial I/O mode and parallel I/O mode supported

**NOTES:**

1. The rewrite control program for standard serial I/O mode is stored in the boot ROM area before shipment. This space can be rewritten in parallel I/O mode only.

**Table 25.2 Flash Memory Rewrite Mode Overview**

Flash Memory Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	Software command execution by CPU rewrites the user ROM area.	A dedicated serial programmer rewrites the user ROM area. Standard serial I/O mode 1: Clock synchronous serial I/O Standard serial I/O mode 2: UART	A dedicated parallel programmer rewrites the boot ROM area and user ROM area.
Space which can be Rewritten	User ROM area	User ROM area	User ROM area Boot ROM area
Operating Mode	Single-chip mode Memory expansion mode Boot mode	Boot mode	Parallel I/O mode
Programmer	None	Serial programmer	Parallel programmer

## 25.1 Memory Map

The flash memory contains a user ROM area, with space to store microcomputer operating programs in single-chip mode or memory expansion mode, and a separate 8-Kbyte boot ROM area. Figure 25.1 shows a block diagram of the flash memory.

The user ROM area is divided into several blocks, each of which can be protected (locked) from program and erase. The user ROM area can be rewritten in CPU rewrite, standard serial I/O and parallel I/O modes. The boot ROM area is allocated in the same addresses as the user ROM area. It can only be rewritten in parallel I/O mode (refer to **25.5 Parallel I/O Mode**). A program in the boot ROM area is executed after a hardware reset occurs while an "H" signal is applied to the CNVss and P50 pins and an "L" signal is applied to the P55 pin (refer to **25.1.1 Boot Mode**). A program in the user ROM area is executed after a hardware reset occurs while an "L" signal is applied to the CNVss pin. Consequently, the boot ROM area cannot be read.




Figure 25.1 Flash Memory Block Diagram

### 25.1.1 Boot Mode

The microcomputer enters boot mode when a hardware reset is performed while an "H" signal is applied to the CNVss and P50 pins and an "L" signal is applied to the P55 pin. The program in the boot ROM area is executed.

In boot mode, the FMR05 bit in the FMR0 register selects access to either the boot ROM area or the user ROM area.

The rewrite control program for standard serial I/O mode (refer to **25.4 Standard Serial I/O Mode**) is stored in the boot ROM area before shipment.

The boot ROM area can be rewritten in parallel I/O mode only. If any rewrite control program using erase-write mode is written in the boot ROM area, the flash memory can be rewritten according to the system implemented.

## 25.2 Functions to Prevent the Flash Memory from Rewriting

The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard I/O mode to prevent the flash memory from reading or rewriting.

### 25.2.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from reading and rewriting in parallel I/O mode. Figure 25.2 shows the ROMCP register. The ROMCP register is located in the user ROM area.

The ROM code protect function is enabled when the ROMCP1 bit is set to "002". The ROM code protect function is disabled when the ROMCR bit is set to "002", regardless of the ROMCP1 bit setting.

Therefore, set the ROMCR bit to "112" and the ROMCP1 bit to "002" when setting up the ROM code protect function.

Once the ROM code protect function is enabled, the ROMCR bit cannot be changed in parallel I/O mode. Rewrite the ROMCR bit to "002" in standard serial I/O mode or CPU rewrite mode when disabling the ROM code protect function.

### 25.2.2 ID Code Check Function

Use the ID code check function in standard serial I/O mode. The ID code sent from the serial programmer is compared with the ID code written in the flash memory for a match. If the ID codes do not match, commands sent from the serial programmer are not accepted. However, if the four bytes of the reset vector are "FFFFFFFF<sub>16</sub>", ID codes are not compared, and all commands are accepted.

The ID codes are 7-byte data stored consecutively, starting with the first byte, into addresses 0FFFFDF<sub>16</sub>, 0FFFFE3<sub>16</sub>, 0FFFFEB<sub>16</sub>, 0FFFFEF<sub>16</sub>, 0FFFFF3<sub>16</sub>, 0FFFFF7<sub>16</sub> and 0FFFFFB<sub>16</sub>. Write a program with the ID codes set in these addresses to the flash memory.




Figure 25.2 ROMCP Register




Figure 25.3 Address to Store ID Code

### 25.3 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands. The user ROM area can be rewritten with the microcomputer mounted on a board, without using a parallel or serial programmer,.

Write the rewrite control program to either the user ROM area or the boot ROM area, beforehand. No program in the flash memory can be executed in CPU rewrite mode. Therefore, transfer rewrite control program to an area other than flash memory (internal RAM, etc.), and execute.

CPU rewrite mode can be entered when the microcomputer is in single-chip, memory expansion, and boot mode.

Software commands, listed in Table 25.3, can be used in CPU rewrite mode. Refer to **25.3.3 Software Command** for details of each command.

Read or write commands and data from or to even addresses in the user ROM area, in 16-bit units. The 8 high-order bits (D15 to D8) are ignored when writing command codes.

**Table 25.3 Software Commands**

Software Command	First Bus Cycle			Second Bus Cycle			Third Bus Cycle		
	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)
Read Array	Write	X	xxFF <sub>16</sub>						
Read Status Register	Write	X	xx70 <sub>16</sub>	Read	X	SRD			
Clear Status Register	Write	X	xx50 <sub>16</sub>						
Page Program	Write	X	xx41 <sub>16</sub>	Write	WA	WD	Write	WA+2	WD
Block Erase	Write	X	xx20 <sub>16</sub>	Write	BA	xxD0 <sub>16</sub>			
Erase All Unlocked Block	Write	X	xxA7 <sub>16</sub>	Write	X	xxD0 <sub>16</sub>			
Lock Bit Program	Write	X	xx77 <sub>16</sub>	Write	BA	xxD0 <sub>16</sub>			
Read Lock Bit Status	Write	X	xx71 <sub>16</sub>	Read	BA	D <sub>6</sub>			

SRD: Data in the SRD register (D7 to D0)

WA: Address to be written (Increment A7 to A0 by 2 from "00<sub>16</sub>" to "FE<sub>16</sub>".)

WD: 16-bit write data

BA: Highest-order block address (A0 = 0)


D6: Lock bit (D6=1: unlock, D6=0: locked)

X: Any even address in the user ROM area (A0 = 0)

xx: 8 high-order bits of command code (ignored)

### 25.3.1 Flash Memory Control Register 0 (FMR0 Register)

Figure 25.4 shows the FMR0 register.



**Figure 25.4 FMR0 Register**

#### 25.3.1.1 FMR00 Bit

The FMR00 bit indicates the write status machine (WSM) operation state during an auto write and auto erase operation. The FMR00 bit is set to "0" during an auto write or auto erase operation and is set to "1" when an auto write or auto erase operation is completed. The FMR00 bit changes while executing the page program, block erase, erase all unlocked block or lock bit program command. Determine whether the auto write or erase operation is completed by reading the FMR00 bit. The FMR00 bit is changed by the above commands only.

#### 25.3.1.2 FMR01 Bit

Commands can be accepted when the FMR01 bit is set to "1" (CPU rewrite mode). To set the FMR01 bit to "1", set to "1" immediately after setting it to "0". To set the FMR01 bit to "0", set it to "0".

CPU rewrite mode is entered by setting the FMR01 bit to "1" and programs in the flash memory cannot be executed. Execute an instruction written to this bit in a space (internal RAM, etc.) other than the flash memory.

If a command for CPU rewrite mode is executed in boot mode, set the FMR05 bit to "1" (user ROM area access).



### 25.3.1.3 FMR02 Bit

The lock bit set for each block can be disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to **25.3.3 Data Protect Function**.) The lock bit is enabled by setting the FMR02 bit to "0" (lock bit enabled). The FMR02 bit can be set when the FMR01 bit is set to "1". To set the FMR02 bit to "1", set it to "1" immediately after setting it to "0". To set the FMR02 bit to "0", set it to "0".

The FMR02 bit does not change the lock bit state, but disables the lock bit function. If the block erase or erase all unlocked block command is executed while the FMR02 bit is set to "1", the lock bit state changes "0" (locked) to "1" (unlocked) after command execution is completed.

### 25.3.1.4 FMR03 Bit

By setting the FMR03 bit to "0" following "1", access to the user ROM area is interrupted to reset the flash memory control circuit. The flash memory enters read array mode after reset. The FMR00 bit is set to "1" (READY) and the Status register is set to "80<sub>16</sub>". (Refer to **25.3.2 Status Register**.)

When the FMR03 bit resets the flash memory control circuit during an auto write or auto erase operation, an auto write or auto erase operation is interrupted. Data in the block is invalid.

To set the FMR03 bit to "0", set it to "0" immediately after setting it to "1".

### 25.3.1.5 FMR05 Bit

The FMR05 bit selects the boot ROM or user ROM area in boot mode. Set to "0" to access (read) the boot ROM area or to "1" (user ROM access) to access (read, write or erase) the user ROM area. Execute an instruction written to the FMR05 bit in a space (internal RAM, etc.) other than the flash memory.

In modes other than boot mode, the user ROM area is accessed (read) regardless of the FMR05 bit setting.

### 25.3.2 Status Register

The write state machine (WSM) in the flash memory controls programming and erasing of the flash memory. The status register indicates whether or not the WSM is operating as expected, and whether or not a program or erase operation is completed as expected. Refer to **25.3.6 Full Status Check** for details on each error.

Table 25.4 lists the status register.

The status register can be read by the read status command (Refer to **25.3.5 Software Command**).

**Table 25.4 Status Register**

Symbol	Status Name	Definition	
		0	1
SR0 (D0)	Reserved bit	-	-
SR1 (D1)	Reserved bit	-	-
SR2 (D2)	Reserved bit	-	-
SR3 (D3)	Block status after program	Completed as expected	Error (excessive write error)
SR4 (D4)	Program status	Completed as expected	Error (program error)
SR5 (D5)	Erase status	Completed as expected	Error (erase error)
SR6 (D6)	Reserved bit	-	-
SR7 (D7)	Write state machine (WSM) status	BUSY	READY

D7 to D0 : These data bus are read when the read status register command is executed.

#### 25.3.2.1 Block Status After Program (SR3)

The SR3 bit is set to "1" when a page program command execution is completed with an excessive write error. The SR3 bit is set to "0" when the clear status command is executed.

The SR3 bit is set to "0" after reset or after setting the FMR03 bit to "0" following "1".

#### 25.3.2.2 Program Status (SR4)

The SR4 bit is set to "1" when a program error occurs while the page program or lock bit program command is being executed. The SR4 bit is set to "0" when the clear status command is executed.

The SR4 bit is set to "0" after reset or after setting the FMR03 bit to "0" following "1".

#### 25.3.2.3 Erase Status (SR5)

The SR5 bit is set to "1" when an erase error occurs while the block erase or erase all unlocked block command is being executed. The SR5 bit is set to "0" when the clear status command is executed.

The SR5 bit is set to "0" after reset or after setting the FMR03 bit to "0" following "1".

#### 25.3.2.4 Write State Machine (WSM) Status (SR7)

The SR7 bit indicates the WSM operation state. The SR7 bit is set to "0" during auto write or auto erase and to "1" when an auto write or auto erase operation is completed. The SR7 bit changes while the page program, block erase, erase all unlocked block or lock bit program command is being executed. The SR7 bit changes with the above commands only. The SR7 bit is set to "1" after reset or after setting the FMR03 bit to "0" following "1".

The FMR00 bit indicates the WSM status. Read the FMR00 bit to determine whether the auto write or erase operation is completed.

### 25.3.3 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR02 bit to "0" (lock bit enabled). The lock bit individually protects (locks) each block against program and erase. This prevents data from being inadvertently written to or erased from the flash memory.

- When the lock bit status is set to "0", the block is locked (block is protected against program and erase).
- When the lock bit status is set to "1", the block is not locked (block can be programmed or erased).

The lock bit status is set to "0" (locked) by executing the lock bit program command and to "1" (unlocked) by erasing the block. The lock bit status cannot be set to "1" by any commands.

The lock bit status can be read by the read lock bit status command.

The lock bit function is disabled by setting the FMR02 bit to "1". All blocks are unlocked. However, individual lock bit status remains unchanged. The lock bit function is enabled by setting the FMR02 bit to "0". Lock bit status is retained.

If the block erase or erase all unlocked block command is executed while the FMR02 bit is set to "1", the target block or all blocks are erased regardless of lock bit status. The lock bit status of each block is set to "1" after an erase operation has been completed.

Refer to **25.3.5 Software Commands** for details on each command.

### 25.3.4 How to Enter and Exit CPU Rewrite Mode

Figure 25.5 shows how to enter and exit CPU rewrite mode.

No program in the flash memory can be executed in CPU rewrite mode. Execute rewrite control program in a space other than the flash memory (internal RAM, etc.) after transferring the program to that space.




Figure 25.5 How to Enter and Exit CPU Rewrite Mode

### 25.3.5 Software Commands

Read or write commands and data from or to even addresses in the user ROM area, in 16-bit units. When writing a command code, 8 high-order bits (D15 to D8) are ignored.

#### 25.3.5.1 Read Array Command

The read array command reads the flash memory.

Read array mode is entered by writing command code "xxFF16" in the first bus cycle. Content of a specified address can be read after the next bus cycle.

The microcomputer remains in read array mode until another command is written. Therefore, contents from multiple addresses can be read consecutively.

#### 25.3.5.2 Read Status Register Command

The read status register command reads the status register (refer to **25.3.7 Status Register** for details).

By writing command code "xx7016" in the first bus cycle, the status register can be read in the second bus cycle. Read an even address in the user ROM area.

#### 25.3.5.3 Clear Status Register Command

The clear status register command clears the status register. By writing "xx5016" in the first bus cycle, the SR5 to SR3 bits in the status register (see Table 25.4) are set to "0".

#### 25.3.5.4 Page Program Command

The page program command executes programs in 128-word (256-byte) units.

After writing command code "xx4116" in the first bus cycle, write data to the 2nd through 129th bus cycles in 16-bit units. Increment by two, from "0016" to "FE16", the 8 low-order bits of the write address. Auto write, programming and verification of data, is performed when 128 word data has been written. Do not access the flash memory or execute the next command during auto write operation.

The FMR00 bit in the FMR0 register indicates whether an auto program operation is completed.

After an auto write operation is completed, the Status register indicates whether the auto write operation is completed as expected or not. (Refer to **25.3.6 Full Status Check.**)

Figure 25.6 shows a flow chart of the page program command programming. When programming a space which is already programmed, execute erase (block erase) before programming. If the page program command is executed to a space already programmed, no program error occurs but the page is indeterminate.

The lock bit can prevent blocks from being programmed. (Refer to **25.3.3 Data Protect Function.**)




Figure 25.6 Program Command

### 25.3.5.5 Block Erase Command

The block erase command erases each block.

By writing "xx2016" in the first bus cycle and "xxD016" to the highest-order even address of a block in the second bus cycle, an auto erase operation (erase and verify) starts in the specified block. Do not access the flash memory or execute the next command during auto erase operations.

The FMR00 bit in the FMR0 register indicates whether an auto erase operation has been completed. After the completion of an auto erase operation, the Status register indicates whether or not the auto erase operation has been completed as expected. (Refer to **25.3.6 Full Status Check**.)

Figure 25.7 shows a flow chart of the block erase command programming.

The lock bit prevents blocks from being erased. (Refer to **25.3.6 Data Protect Function**.)




Figure 25.7 Block Erase Command

### 25.3.5.6 Erase All Unlocked Block Command

By writing "xxA716" in the first bus cycle and "xxD016" in the second bus cycle, an auto erase (erase and verify) operation will run in all blocks. Do not access the flash memory or execute the next command during auto erase operations.

The FMR00 bit in the FMR0 register indicates whether an auto erase operation is completed.

After the completion of an auto erase operation, the Status register indicates whether or not the auto erase operation is completed as expected.

Figure 25.8 shows a flow chart of the erase all unlocked block command programming.

The lock bit can protect each block from being erased. (Refer to **25.3.6 Data Protect Function.**)




Figure 25.8 Erase All Unlocked Block Command



### 25.3.5.7 Lock Bit Program Command

The lock bit program command sets the lock bit for a specified block to "0" (locked).

By writing "xx7716" in the first bus cycle and "xxD016" to the highest-order even address of a block in the second bus cycle, auto write operation starts, and the lock bit for the specified block is set to "0". Do not access the flash memory or execute the next instructions during the lock bit program operation. The FMR00 bit in the FMR0 register indicates whether or not the lock bit program operation has been completed. After the completion of a lock bit program operation, the Status register indicates whether or not the operation has been completed as expected. (Refer to **25.3.6 Full Status Check**.)

Figure 25.9 shows a flow chart of the lock bit program command programming.

Refer to **25.3.6 Data Protect Function** for details on how to set the lock bit function to "0" (unlocked).




Figure 25.9 Lock Bit Program Command

### 25.3.5.8 Read Lock Bit Status Command

The read lock bit status command reads the lock bit state of a specified block.

By writing "xx7116" in the first bus cycle and reading the highest-order address (however, A0=0) of a block in the second bus cycle, the lock bit state information of a specified block is read out to the data bus (D6).

Figure 25.10 shows a flow chart of the read lock bit status command programming.




Figure 25.10 Read Lock Bit Status Command

### 25.3.6 Full Status Check

If an error occurs when a program or erase operation is completed, the SR3 to SR5 bits in the status register are set to "1", indicating a specific error. Therefore, execution results can be confirmed by checking these bits (full status check).

Table 25.5 lists errors and status register state. Figure 25.12 shows a flow chart of the full status check and handling procedure for each error.

**Table 25.5 Errors and Status Register State**

Status Register			Error	Error Occurrence Conditions
SR5	SR4	SR3		
1	1	0	Command sequence error	<ul style="list-style-type: none"> <li>An incorrect command is written</li> <li>A value other than "xxD016" or "xxFF16" is written in the second bus cycle of the lock bit program, block erase or erase all unlocked block command<sup>(1)</sup></li> </ul>
1	0	0	Erase error	<ul style="list-style-type: none"> <li>The block erase command is executed on a locked block<sup>2</sup></li> <li>The block erase or erase all unlocked block command is executed on an unlock block but the erase operation is not completed as expected</li> </ul>
0	1	0	Program error	<ul style="list-style-type: none"> <li>The page program command is executed in a locked block<sup>(2)</sup></li> <li>The page program command is executed in an unlocked block but the program operation is not completed as expected</li> <li>The lock bit program command is executed but the program operation is not completed as expected</li> </ul>
0	0	1	Excessive write error	Excessive write occurs after the page program command is executed

**NOTES:**

1. The flash memory enters read array mode when command code "xxFF16" is written in the second bus cycle of these commands. The command code written in the first bus cycle becomes invalid.
2. If the FMR02 bit is set to "1" (lock bit disabled), no error occurs even under the conditions listed above.




Figure 25.11 Full Status Check and Handling Procedure for Each Error

### 25.3.7 Precautions in CPU Rewrite Mode

#### 25.3.7.1 Operating Speed

Set the MCD register to the following CPU clock before entering CPU rewrite mode .

When the PM12 bit in the PM register is set to "0" (no wait state), 6.25MHz or less

When the PM12 bit in the PM register is set to "1" (wait state), 12.5MHz or less

#### 25.3.7.2 Prohibited Instructions

In CPU rewrite mode, programs cannot be executed, nor can interrupt vectors be read in the flash memory. Execute the rewrite control program after the program is transferred to a space other than the flash memory. (See **Figure 25.5**.)

The following instructions cannot be used because the CPU tries to read data in the flash memory: the UND instruction, INTO instruction, JMPS instruction, JSRS instruction and BRK instruction.

#### 25.3.7.3 Interrupts

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.
- The  $\overline{\text{NMI}}$  and watchdog timer interrupts are available since the FMR01 is forcibly reset when either interrupt occurs. Allocate the jump addresses for each interrupt service routine and write to the fixed vector table. Flash memory rewrite operation is aborted when the  $\overline{\text{NMI}}$  or watchdog timer interrupt occurs. Execute the rewrite program again after exiting the interrupt routine.
- The address match interrupt is not available since the CPU tries to read data in the flash memory.

#### 25.3.7.4 Reading and Writing Commands and Data

Read or write 16-bit commands and data from or to even addresses in the user ROM area.

#### 25.3.7.5 Reset

Reset is always enabled.

#### 25.3.7.6 Access Prohibited

Write the FMR01 bit and FMR05 bit in a space other than the flash memory.

#### 25.3.7.7 How to Access

To set the FMR01 bit and FMR02 bits to "1", set to "1" immediately after setting to "0". Do not generate an interrupt or a DMA transfer between the instruction to set to the bits to "1" and the instruction to set the bits to "0". Set the FMR01 bit to "1" after an "H" signal is applied to the P85/ $\overline{\text{NMI}}$  pin.

#### 25.3.7.8 Rewriting in the User ROM Area

If the supply voltage drops while in CPU rewrite mode, when rewriting the block where the rewrite control program is stored, the flash memory cannot be rewritten because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area while in standard serial I/O mode or parallel I/O mode.

## 25.4 Standard Serial I/O Mode

In standard serial I/O mode, the serial programmer supporting the M32C/83 group can be used to rewrite the flash memory user ROM area, while the microcomputer is mounted on a board. For more information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual included with your serial programmer for instructions.

Standard serial I/O mode includes:

- Standard serial I/O mode 1 (clock synchronous)
- Standard serial I/O mode 2 (clock asynchronous)

### 25.4.1 Pin Function

Table 25.6 lists pin descriptions (flash memory standard serial I/O mode). Figures 2.12 to 25.14 show pin connections in serial I/O mode.

### 25.4.2 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer matches those written in the flash memory. (Refer to **25.2 Functions to Prevent Flash Memory from Rewriting.**)

**Table 25.6 Pin Description (Flash Memory Standard Serial I/O Mode)**

Symbol	Function	I/O Type	Description
VCC	Power Supply	I	Apply 4.2 V to 5.5 V to the VCC pin
VSS	Input		Apply 0 V to the VSS pin
CNVSS	CNVSS	I	Connect this pin to VCC
RESET	Reset Input	I	Reset input pin. Apply 20 or more clock cycles to the XIN pin while "L" is applied to the RESET pin.
XIN	Clock Input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To use the external clock, input the clock from XIN and leave XOUT open.
XOUT	Clock Output	O	
BYTE	BYTE Input	I	Connect this pin to VSS or VCC
AVCC	Analog Power	I	Connect AVCC to VCC
AVSS	Supply Input	I	Connect AVSS to VSS
VREF	Reference Voltage Input	I	Reference voltage input pin for the A/D converter.
P00 to P07	Input Port P0	I	Apply "H" or "L" to this pin, or leave open
P10 to P17	Input Port P1	I	Apply "H" or "L" to this pin, or leave open
P20 to P27	Input Port P2	I	Apply "H" or "L" to this pin, or leave open
P30 to P37	Input Port P3	I	Apply "H" or "L" to this pin, or leave open
P40 to P47	Input port P4	I	Apply "H" or "L" to this pin, or leave open
P50	CE Input	I	Apply "H" to this pin.
P55	EPM Input	I	Apply "L" to this pin.
P51 to P54 P56, P57	Input Port P5	I	Apply "H" or "L" to this pin, or leave open
P60 to P63	Input Port P6	I	Apply "H" or "L" to this pin, or leave open
P64	BUSY Output	O	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Program running check monitor
P65	SCLK Input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Apply "L" to this pin
P66	RxD	I	Serial data input pin
P67	TxD	O	Serial data output pin <sup>(1)</sup>
P70 to P77	Input Port P7	I	Apply "H" or "L" to this pin, or leave open
P80 to P84 P86, P87	Input Port P8	I	Apply "H" or "L" to this pin, or leave open
P85	NMI Input	I	Connect this pin to VCC
P90 to P97	Input Port P9	I	Apply "H" or "L" to this pin, or leave open
P100 to P107	Input Port P10	I	Apply "H" or "L" to this pin, or leave open
P110 to P114 <sup>(2)</sup>	Input Port P11	I	Apply "H" or "L" to this pin, or leave open
P120 to P127 <sup>(2)</sup>	Input Port P12	I	Apply "H" or "L" to this pin, or leave open
P130 to P137 <sup>(2)</sup>	Input Port P13	I	Apply "H" or "L" to this pin, or leave open
P140 to P146 <sup>(2)</sup>	Input Port P14	I	Apply "H" or "L" to this pin, or leave open
P150 to P157 <sup>(2)</sup>	Input Port P15	I	Apply "H" or "L" to this pin, or leave open

**NOTES:**

1. In standard serial I/O mode 1, apply an "L" signal to the TxD pin while applying "L" to the RESET pin. Connect P67 to VSS via a resistor. P67 becomes a data output pin after reset. Adjust the value of the pull-down resistor on your system so as not to affect data transfer.
2. These pins are provided in the 144-pin package only.




Figure 25.12 Pin Connections in Standard Serial I/O Mode (1)






Figure 25.13 Pin Connections in Standard Serial I/O Mode (2)





Figure 25.14 Pin Connections in Standard Serial I/O Mode (3)

### 25.4.3 Precautions in Standard Serial I/O Mode


- Serial I/O mode cannot be used after boot ROM area is written in parallel I/O mode.
- If an user reset signal becomes "L" in serial I/O mode, break connection between the user reset signal and the RESET pin by using, for example, a jumper selector.

### 25.4.4 Circuit Application in Standard Serial I/O Mode

Figure 25.15 shows an example of a circuit application in standard serial I/O mode 1. Figure 25.16 shows an example of a circuit application in serial I/O mode 2. Refer to the user's manual of your serial programmer to handle pins controlled by the serial programmer.



**Figure 25.15 Circuit Application in Standard Serial I/O Mode 1**



**Figure 25.16 Circuit Application in Standard Serial I/O Mode 2**

## 25.5 Parallel I/O Mode

In parallel I/O mode, the user ROM area and the boot ROM area (see Figure 25.1) can be rewritten by a parallel programmer supporting the M32C/83 Group. Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

### 25.5.1 Boot ROM Area

Within the boot ROM area, 8K bytes equal one block.

The rewrite control program in standard serial I/O mode is written in the boot ROM area before shipment. Do not rewrite the boot ROM area if using a serial programmer.

In parallel I/O mode, the boot ROM area is allocated to addresses 0FFE000<sub>16</sub> to 0FFFFFF<sub>16</sub>. Rewrite only this address range when rewriting the boot ROM area. (Do not access addresses other than addresses 0FFE000<sub>16</sub> to 0FFFFFF<sub>16</sub>.)

### 25.5.2 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten in parallel I/O mode. (Refer to **25.2 Functions to Prevent Flash Memory from Rewriting.**)

### 25.5.3 Precautions on Parallel I/O Mode

Standard serial I/O mode cannot be used if rewriting the boot ROM area in parallel I/O mode, . (Refer to **25.4 Standard Serial I/O Mode.**)

## 26. Electrical Characteristics

**Table 26.1 Absolute Maximum Ratings**

Symbol	Parameter		Condition	Value	Unit
V <sub>CC</sub>	Supply Voltage		V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
AV <sub>CC</sub>	Analog Supply Voltage		V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
V <sub>I</sub>	Input Voltage	RESET, CNV <sub>SS</sub> , BYTE, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , V <sub>REF</sub> , X <sub>IN</sub>		-0.3 to V <sub>CC</sub> +0.3	V
		P7 <sub>0</sub> , P7 <sub>1</sub>		-0.3 to 6.0	V
V <sub>O</sub>	Output Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>OUT</sub>		-0.3 to V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power Dissipation		T <sub>opr</sub> =25° C	500	mW
T <sub>opr</sub>	Operating Ambient Temperature			-20 to 85	° C
T <sub>stg</sub>	Storage Temperature			-65 to 150	° C

NOTES:

1. P11 to P15 are provided in the 144-pin package.

**Table 26.2 Recommended Operating Conditions ( $V_{CC} = 3.0V$  to  $5.5V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ )**

Symbol	Parameter		Standard			Unit
			Min	Typ	Max	
$V_{CC}$	Supply Voltage (Through VDC)		3.0	5.0	5.5	V
	Supply Voltage (Not through VDC)		3.0	3.3	3.6	V
$AV_{CC}$	Analog Supply Voltage			$V_{CC}$		V
$V_{SS}$	Supply Voltage			0		V
$AV_{SS}$	Analog Supply Voltage			0		V
$V_{IH}$	Input High ("H") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup> , $X_{IN}$ , RESET, CNVSS, BYTE	$0.8V_{CC}$		$V_{CC}$	V
		P70, P71	$0.8V_{CC}$		6.0	
		P00-P07, P10-P17 (in single-chip mode)	$0.8V_{CC}$		$V_{CC}$	V
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	$0.5V_{CC}$		$V_{CC}$	V
$V_{IL}$	Input Low ("L") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup> , $X_{IN}$ , RESET, CNVSS, BYTE	0		$0.2V_{CC}$	V
		P00-P07, P10-P17 (in single-chip mode)	0		$0.2V_{CC}$	V
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0		$0.16V_{CC}$	V
$I_{OH(peak)}$	Peak Output High ("H") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-10.0	mA
$I_{OH(avg)}$	Average Output High ("H") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-5.0	mA
$I_{OL(peak)}$	Peak Output Low ("L") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			10.0	mA
$I_{OL(avg)}$	Average Output Low ("L") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			5.0	mA
$f(X_{IN})$	Main Clock Input Frequency	Through VDC	$V_{CC}=4.2$ to $5.5V$	0	32	MHz
			$V_{CC}=3.0$ to $4.3V$	0	20	MHz
		Not through VDC	$V_{CC}=3.0$ to $3.6$	0	20	MHz
$f(X_{CIN})$	Sub Clock Oscillation Frequency			32.768	50	kHz

## NOTES:

- Typical values when average output current is 100ms.
- Total  $I_{OL(peak)}$  for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less.  
Total  $I_{OH(peak)}$  for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be -80mA or less.  
Total  $I_{OL(peak)}$  for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less.  
Total  $I_{OH(peak)}$  for P3, P4, P5, P6, P72 to P77, P80 to P84, P12 and P13 must be -80mA or less.
- $V_{IH}$  and  $V_{IL}$  reference for P87 applies when P87 is used as a programmable input port.  
It does not apply to P87 used as  $X_{CIN}$ .
- P11 to P15 are provided in the 144-pin package only.

$$V_{CC}=5V$$

**Table 26.3 Electrical Characteristics ( $V_{CC}=4.2$  to  $5.5V$ ,  $V_{SS}=0V$   
at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(X_{IN})=30MHz$  unless otherwise specified)**

Symbol		Parameter	Condition	Standard			Unit
				Min	Typ	Max	
V <sub>OH</sub>	Output High ("H") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OH</sub> =-5mA	3.0			V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OH</sub> =-200μA	4.7			
		X <sub>OUT</sub>	I <sub>OH</sub> =-1mA	3.0			V
		X <sub>COU</sub>	No load applied		3.3		V
V <sub>OL</sub>	Output Low ("L") Voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OL</sub> =5mA			2.0	V
		P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	I <sub>OL</sub> =200μA			0.45	V
		X <sub>OUT</sub>	I <sub>OL</sub> =1mA			2.0	V
		X <sub>COU</sub>	No load applied		0		V
V <sub>TH</sub> -V <sub>TL</sub>	Hysteresis	HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0-INT5, ADTRG, CTS0-CTS4, CLK0-CLK4, TA0OUT-TA4OUT, NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V
		RESET		0.2		1.8	V
I <sub>IH</sub>	Input High ("H") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNVSS, BYTE	V <sub>i</sub> =5V			5.0	μA
I <sub>IL</sub>	Input Low ("L") Current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNVSS, BYTE	V <sub>i</sub> =0V			-5.0	μA
R <sub>PULLUP</sub>	Pull-up Resistance	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(1)</sup>	V <sub>i</sub> =0V	30	50	167	kΩ
R <sub>fXIN</sub>	Feedback Resistance	X <sub>IN</sub>			1.5		MΩ
R <sub>fXCIN</sub>	Feedback Resistance	X <sub>CIN</sub>			10		MΩ
V <sub>RAM</sub>	RAM Standby Voltage	Through VDC		2.5			V
I <sub>CC</sub>	Power Supply Current	Measurement conditions: In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub> .	f(X <sub>IN</sub> )=32 MHz, square wave, no division		41	58	mA
			f(X <sub>IN</sub> )=30 MHz, square wave, no division		38	54	mA
			f(X <sub>CIN</sub> )=32 kHz, with a wait state, T <sub>opr</sub> =25° C		470		μA
			T <sub>opr</sub> =25° C when the clock stops		0.4	20	μA

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

$$V_{CC}=5V$$

**Table 26.4 A/D Conversion Characteristics ( $V_{CC} = AV_{CC} = V_{REF} = 4.2$  to  $5.5V$ ,  $V_{SS} = AV_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(X_{IN}) = 32MHz$  unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min	Typ	Max	
-	Resolution	$V_{REF}=V_{CC}$			10	Bits
INL	Integral Nonlinearity Error	$V_{REF}=V_{CC}=5V$			$\pm 3$	LSB
						LSB
					$\pm 7$	LSB
						LSB
DNL	Differential Nonlinearity Error				$\pm 1$	LSB
-	Offset Error				$\pm 3$	LSB
-	Gain Error				$\pm 3$	LSB
R <sub>LADDER</sub>	Resistor Ladder	$V_{REF}=V_{CC}$	8		40	k $\Omega$
t <sub>CONV</sub>	10-bit Conversion Time		2.1			$\mu s$
t <sub>CONV</sub>	8-bit Conversion Time		1.8			$\mu s$
t <sub>SAMP</sub>	Sample Time		0.2			$\mu s$
V <sub>REF</sub>	Reference Voltage		2		V <sub>CC</sub>	V
V <sub>IA</sub>	Analog Input Voltage		0		V <sub>REF</sub>	V

NOTES:

1. Divide  $f(X_{IN})$ , if exceeding 16 MHz, to keep  $\phi_{AD}$  frequency at 16 MHz or less.

**Table 26.5 D/A Conversion Characteristics ( $V_{CC} = V_{REF} = 4.2$  to  $5.5V$ ,  $V_{SS} = AV_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(X_{IN}) = 32MHz$  unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min	Typ	Max	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t <sub>SU</sub>	Setup Time				3	$\mu s$
R <sub>O</sub>	Output Resistance		4	10	20	k $\Omega$
I <sub>VREF</sub>	Reference Power Supply Input Current	(Note 1)			1.5	mA

NOTES:

1. Measurement results when using one D/A converter. The DAI register ( $i=0, 1$ ) of the D/A converter not being used is set to "0016". The resistor ladder in the A/D converter is excluded. I<sub>VREF</sub> flows even if the VCUT bit in the ADiCON1 register is set to "0" (no V<sub>REF</sub> connection).

**Table 26.6 Flash Memory Version Electrical Characteristics**

Parameter	Standard			Unit
	Min	Typ	Max	
Program Time (per page)		8	120	ms
Block Erase Time (per block)		50	600	ms

NOTES:

1. V<sub>CC</sub>= 4.2 to 5.5V (through VDC), 3.0 to 3.6V (not through VDC) at  $T_{opr}= 0$  to  $60^{\circ}C$ , unless otherwise specified



V<sub>CC</sub>=5V**Timing Requirements (V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at T<sub>opr</sub> = –20 to 85°C unless otherwise specified)****Table 26.7 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c</sub>	External Clock Input Cycle Time	33		ns
t <sub>w(H)</sub>	External Clock Input High ("H") Pulse Width	13		ns
t <sub>w(L)</sub>	External Clock Input Low ("L") Pulse Width	13		ns
t <sub>r</sub>	External Clock Rise Time		5	ns
t <sub>f</sub>	External Clock Fall Time		5	ns

**Table 26.8 Memory Expansion and Microprocessor Modes**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>ac1</sub> (RD-DB)	Data Input Access Time (RD standard, with no wait state)		(Note 1)	ns
t <sub>ac1</sub> (AD-DB)	Data Input Access Time (AD standard, CS standard, with no wait state)		(Note 1)	ns
t <sub>ac2</sub> (RD-DB)	Data Input Access Time (RD standard, with a wait state)		(Note 1)	ns
t <sub>ac2</sub> (AD-DB)	Data Input Access Time (AD standard, CS standard, with a wait state)		(Note 1)	ns
t <sub>ac3</sub> (RD-DB)	Data Input Access Time (RD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
t <sub>ac3</sub> (AD-DB)	Data Input Access Time (AD standard, CS standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
t <sub>ac4</sub> (RAS-DB)	Data Input Access Time (RAS standard, when accessing a DRAM space)		(Note 1)	ns
t <sub>ac4</sub> (CAS-DB)	Data Input Access Time (CAS standard, when accessing a DRAM space)		(Note 1)	ns
t <sub>ac4</sub> (CAD-DB)	Data Input Access Time (CAD standard, when accessing a DRAM space)		(Note 1)	ns
t <sub>su</sub> (DB-BCLK)	Data Input Setup Time	26		ns
t <sub>su</sub> (RDY-BCLK)	RDY Input Setup Time	26		ns
t <sub>su</sub> (HOLD-BCLK)	HOLD Input Setup Time	30		ns
t <sub>h</sub> (RD-DB)	Data Input Hold Time	0		ns
t <sub>h</sub> (CAS-DB)	Data Input Hold Time	0		ns
t <sub>h</sub> (BCLK-RDY)	RDY Input Hold Time	0		ns
t <sub>h</sub> (BCLK-HOLD)	HOLD Input Hold Time	0		ns
t <sub>d</sub> (BCLK-HLDA)	HLDA Output Delay Time		25	ns

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency. Insert a wait state or lower the operation frequency, f<sub>(BCLK)</sub>, if the calculated value is negative.

$$t_{ac1}(RD - DB) = \frac{10^9}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}]$$

$$t_{ac1}(AD - DB) = \frac{10^9}{f_{(BCLK)}} - 35 \quad [\text{ns}]$$

$$t_{ac2}(RD - DB) = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (m=3 \text{ with 1 wait state, } m=5 \text{ with 2 wait states and } m=7 \text{ with 3 wait states})$$

$$t_{ac2}(AD - DB) = \frac{10^9 \times n}{f_{(BCLK)}} - 35 \quad [\text{ns}] \quad (n=2 \text{ with 1 wait state, } n=3 \text{ with 2 wait states and } n=4 \text{ with 3 wait states})$$

$$t_{ac3}(RD - DB) = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$t_{ac3}(AD - DB) = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (n=5 \text{ with 2 wait states and } n=7 \text{ with 3 wait states})$$

$$t_{ac4}(RAS - DB) = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (m=3 \text{ with 1 wait state and } m=5 \text{ with 2 wait states})$$

$$t_{ac4}(CAS - DB) = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 35 \quad [\text{ns}] \quad (n=1 \text{ with 1 wait state and } n=3 \text{ with 2 wait states})$$

$$t_{ac4}(CAD - DB) = \frac{10^9 \times l}{f_{(BCLK)}} - 35 \quad [\text{ns}] \quad (l=1 \text{ with 1 wait state and } l=2 \text{ with 2 wait states})$$

**Timing Requirements****(VCC = 4.2 to 5.5V, VSS = 0V at Topr = –20 to 85°C unless otherwise specified)****Table 26.9 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAin Input Cycle Time	100		ns
tw(TAH)	TAin Input High ("H") Pulse Width	40		ns
tw(TAL)	TAin Input Low ("L") Pulse Width	40		ns

**Table 26.10 Timer A Input (Gate Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAin Input Cycle Time	400		ns
tw(TAH)	TAin Input High ("H") Pulse Width	200		ns
tw(TAL)	TAin Input Low ("L") Pulse Width	200		ns

**Table 26.11 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAin Input Cycle Time	200		ns
tw(TAH)	TAin Input High ("H") Pulse Width	100		ns
tw(TAL)	TAin Input Low ("L") Pulse Width	100		ns

**Table 26.12 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(TAH)	TAin Input High ("H") Pulse Width	100		ns
tw(TAL)	TAin Input Low ("L") Pulse Width	100		ns

**Table 26.13 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(UP)	TAiout Input Cycle Time	2000		ns
tw(UPH)	TAiout Input High ("H") Pulse Width	1000		ns
tw(UPL)	TAiout Input Low ("L") Pulse Width	1000		ns
tsu(UP-TIN)	TAiout Input Setup Time	400		ns
th(TIN-UP)	TAiout Input Hold Time	400		ns

**Timing Requirements**

(VCC = 4.2 to 5.5V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)

**Table 26.14 Timer B Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TB)	TBiN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiN Input High ("H") Pulse Width (counted on one edge)	40		ns
tw(TBL)	TBiN Input Low ("L") Pulse Width (counted on one edge)	40		ns
tc(TB)	TBiN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiN Input High ("H") Pulse Width (counted on both edges)	80		ns
tw(TBL)	TBiN Input Low ("L") Pulse Width (counted on both edges)	80		ns

**Table 26.15 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Pulse Width	200		ns
tw(TBL)	TBiN Input Low ("L") Pulse Width	200		ns

**Table 26.16 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TB)	TBiN Input Cycle Time	400		ns
tw(TBH)	TBiN Input High ("H") Pulse Width	200		ns
tw(TBL)	TBiN Input Low ("L") Pulse Width	200		ns

**Table 26.17 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(AD)	ADTRG Input Cycle Time (required for re-trigger)	1000		ns
tw(ADL)	ADTRG Input Low ("L") Pulse Width	125		ns

**Table 26.18 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(CLK)	CLKi Input Cycle Time	200		ns
tw(CLKH)	CLKi Input High ("H") Pulse Width	100		ns
tw(CLKL)	CLKi Input Low ("L") Pulse Width	100		ns
td(CQ)	TxDi Output Delay Time		80	ns
th(CQ)	TxDi Hold Time	0		ns
tsu(DQ)	RxDi Input Set Up Time	30		ns
th(CQ)	RxDi Input Hold Time	90		ns

**Table 26.19 External Interrupt INTi Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(INH)	INTi Input High ("H") Pulse Width	250		ns
tw(INL)	INTi Input Low ("L") Pulse Width	250		ns

**Switching Characteristics**(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 26.20 Memory Expansion Mode and Microprocessor Mode (with No Wait State)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address Output Delay Time	See Figure 26.1		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
th(RD-AD)	Address Output Hold Time (RD standard)		0		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-select Signal Output Hold Time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select Signal Output Hold Time (RD standard)		0		ns
th(WR-CS)	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-2		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-5		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		-3		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 1)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
tw(WR)	WR Output Width		(Note 1)		ns

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency.

$$td(DB - WR) = \frac{10^9}{f_{(BCLK)}} - 20 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$tw(WR) = \frac{10^9}{f_{(BCLK)} \times 2} - 15 \quad [ns]$$

**Switching Characteristics**(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 26.21 Memory Expansion Mode and Microprocessor Mode  
(With a Wait State, Accessing an External Memory)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
t <sub>d</sub> (BCLK-AD)	Address Output Delay Time	See Figure 26.1		18	ns
t <sub>h</sub> (BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
t <sub>h</sub> (RD-AD)	Address Output Hold Time (RD standard)		0		ns
t <sub>h</sub> (WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
t <sub>d</sub> (BCLK-CS)	Chip-select Signal Output Delay Time			18	ns
t <sub>h</sub> (BCLK-CS)	Chip-select Signal Output Hold Time (BCLK standard)		-3		ns
t <sub>h</sub> (RD-CS)	Chip-select Signal Output Hold Time (RD standard)		0		ns
t <sub>h</sub> (WR-CS)	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
t <sub>d</sub> (BCLK-ALE)	ALE Signal Output Delay Time			18	ns
t <sub>h</sub> (BCLK-ALE)	ALE Signal Output Hold Time		-2		ns
t <sub>d</sub> (BCLK-RD)	RD Signal Output Delay Time			18	ns
t <sub>h</sub> (BCLK-RD)	RD Signal Output Hold Time		-5		ns
t <sub>d</sub> (BCLK-WR)	WR Signal Output Delay Time			18	ns
t <sub>h</sub> (BCLK-WR)	WR Signal Output Hold Time		-3		ns
t <sub>d</sub> (DB-WR)	Data Output Delay Time (WR standard)		(Note 1)		ns
t <sub>h</sub> (WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
t <sub>w</sub> (WR)	WR Output Width		(Note 1)		ns

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency.

$$t_{d(DB-WR)} = \frac{10^9 \times n}{f_{(BCLK)}} - 20 \quad [\text{ns}] \quad (n=1 \text{ with 1 wait state, } n=2 \text{ with 2 wait states and } n=3 \text{ with 3 wait states})$$

$$t_{h(WR-DB)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [\text{ns}]$$

$$t_{h(WR-AD)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [\text{ns}]$$

$$t_{h(WR-CS)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [\text{ns}]$$

$$t_w(WR) = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 15 \quad [\text{ns}] \quad (n=1 \text{ with 1 wait state, } n=3 \text{ with 2 wait states and } n=5 \text{ with 3 wait states})$$

**Switching Characteristics**(V<sub>CC</sub> = 4.2 to 5.5V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 26.22 Memory Expansion Mode and Microprocessor Mode**  
(With a Wait State, Accessing an External Memory and Selecting a Space with the Multiplexed Bus)

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address Output Delay Time	See Figure 26.1		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		-3		ns
th(RD-AD)	Address Output Hold Time (RD standard)		(Note 1)		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-select Signal Output Hold Time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select Signal Output Hold Time (RD standard)		(Note 1)		ns
th(WR-CS)	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-AD)	RD Signal Output Hold Time		-5		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		-3		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 1)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (BCLK standard)		-2		ns
td(AD-ALE)	ALE Signal Output Delay Time (address standard)		(Note 1)		ns
th(ALE-AD)	ALE Signal Output Hold Time (address standard)		(Note 1)		ns
tdz(RD-AD)	Address Output High-Impedance Time			8	ns

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency.

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(DB - WR) = \frac{10^9 \times m}{f(BCLK) \times 2} - 25 \quad [ns] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 20 \quad [ns]$$

$$th(ALE - AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \quad [ns]$$

**Switching Characteristics**

(VCC = 4.2 to 5.5V, VSS = 0V at Topr = –20 to 85°C unless otherwise specified)

**Table 26.23 Memory Expansion Mode and Microprocessor Mode**  
(With a Wait State, Accessing an External Memory and Selecting the DRAM Space)

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Row Address Output Delay Time	See Figure 26.1		18	ns
th(BCLK-AD)	Row Address Output Hold Time (BCLK standard)		-3		ns
td(BCLK-CAD)	Column Address Output Delay Time			18	ns
th(BCLK-CAD)	Column Address Output Hold Time (BCLK standard)		-3		ns
th(RAS-RAD)	Row Address Output Hold Time after RAS Output		(Note 1)		ns
td(BCLK-RAS)	RAS Output Delay Time (BCLK standard)			18	ns
th(BCLK-RAS)	RAS Output Hold Time (BCLK standard)		-3		ns
trP	RAS High ("H") Hold Time		(Note 1)		ns
td(BCLK-CAS)	CAS Output Delay Time (BCLK standard)			18	ns
th(BCLK-CAS)	CAS Output Hold Time (BCLK standard)		-3		ns
td(BCLK-DW)	DW Output Delay Time (BCLK standard)			18	ns
th(BCLK-DW)	DW Output Hold Time (BCLK standard)		-5		ns
tsu(DB-CAS)	CAS Output Setup Time after DB Output		(Note 1)		ns
th(BCLK-DB)	DB Signal Output Hold Time (BCLK standard)		-7		ns
tsu(CAS-RAS)	CAS Output Setup Time before RAS Output (refresh)		(Note 1)		ns

## NOTES:


1. Values can be obtained from the following equation, according to BCLK frequency.

$$th(RAS - RAD) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$


$$trP = \frac{10^9 \times 3}{f(BCLK) \times 2} - 20 \quad [ns]$$


$$tsu(DB - CAS) = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$tsu(CAS - RAS) = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$

**Figure 26.1 P0 to P15 Measurement Circuit**



Figure 26.2  $V_{CC}=5V$  Timing Diagram (1)


Figure 26.3 V<sub>CC</sub>=5V Timing Diagram (2)

V<sub>CC</sub>=5V

## Memory Expansion Mode and Microprocessor Mode

(with a wait state, when accessing an external memory and using the multiplexed bus)


### Read Timing



#### NOTES:

- Varies with operation frequency:  
 $t_d(\text{AD-ALE}) = (t_{cyc}/2 - 20)\text{ns.min}$   
 $t_h(\text{ALE-AD}) = (t_{cyc}/2 - 10)\text{ns.min}$ ,  $t_h(\text{RD-AD}) = (t_{cyc}/2 - 10)\text{ns.min}$ ,  $t_h(\text{RD-CS}) = (t_{cyc}/2 - 10)\text{ns.min}$   
 $t_{ac3}(\text{RD-DB}) = (t_{cyc}/2 \times m - 35)\text{ns.max}$  ( $m=3$  with 2 wait states and  $m=5$  with 3 wait states)  
 $t_{ac3}(\text{AD-DB}) = (t_{cyc}/2 \times n - 35)\text{ns.max}$  ( $n=5$  with 2 wait states and  $n=7$  with 3 wait states)

### Write Timing (written in 2 cycles with no wait state)




#### NOTES:


- Varies with operation frequency:  
 $t_d(\text{AD-ALE}) = (t_{cyc}/2 - 20)\text{ns.min}$   
 $t_h(\text{ALE-AD}) = (t_{cyc}/2 - 10)\text{ns.min}$ ,  $t_h(\text{WR-AD}) = (t_{cyc}/2 - 10)\text{ns.min}$   
 $t_h(\text{WR-CS}) = (t_{cyc}/2 - 10)\text{ns.min}$ ,  $t_h(\text{WR-DB}) = (t_{cyc}/2 - 10)\text{ns.min}$   
 $t_d(\text{DB-WR}) = (t_{cyc}/2 \times m - 25)\text{ns.min}$

#### Measurement Conditions:

- V<sub>CC</sub>=4.2 to 5.5V
- Input high and low voltage:  
V<sub>IH</sub>=2.5V, V<sub>IL</sub>=0.8V
- Output high and low voltage:  
V<sub>OH</sub>=2.0V, V<sub>OL</sub>=0.8V


Figure 26.4 V<sub>CC</sub>=5V Timing Diagram (3)

Figure 26.5 V<sub>CC</sub>=5V Timing Diagram (4)

Figure 26.6  $V_{CC}=5V$  Timing Diagram (5)

### Memory Expansion Mode and Microprocessor Mode Refresh Timing (CAS-before-RAS refresh)

$V_{CC}=5V$




#### NOTES :

1. Varies with operation frequency:  

$$tsu(CAS-RAS) = (tcyc/2 - 13)ns.min$$

### Refresh Timing (Self-refresh)



#### NOTES:


2. Varies with operation frequency:  


$$tsu(CAS-RAS) = (tcyc/2 - 13)ns.min$$

#### Measurement Conditions:

- $V_{CC}=4.2$  to  $5.5V$
- Input high and low voltage:  $V_{IH}=2.5V$ ,  $V_{IL}=0.8V$
- Output high and low voltage:  $V_{OH}=2.0V$ ,  $V_{OL}=0.8V$

Figure 26.7  $V_{CC}=5V$  Timing Diagram (6)

Figure 26.8  $V_{CC}=5V$  Timing Diagram (7)

Figure 26.9  $V_{CC}=5V$  Timing Diagram (8)



$$V_{CC}=3.3V$$

**Table 26.24 Electrical Characteristics ( $V_{CC}=3.0$  to  $3.6V$ ,  $V_{SS}=0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(X_{IN})=20MHz$  unless otherwise specified)**

Symbol		Parameter	Condition	Standard			Unit
				Min	Typ	Max	
V <sub>OH</sub>	Output High ("H") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	I <sub>OH</sub> =-1mA	2.7			V
		X <sub>OUT</sub>	I <sub>OH</sub> =-0.1mA	2.7			V
		X <sub>COUT</sub>	No load applied		3.3		V
V <sub>OL</sub>	Output Low ("L") Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	I <sub>OL</sub> =1mA			0.5	V
		X <sub>OUT</sub>	I <sub>OL</sub> =0.1mA			0.5	V
		X <sub>COUT</sub>	No load applied		0		V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0 <sub>IN</sub> -TA4 <sub>IN</sub> , TB0 <sub>IN</sub> -TB5 <sub>IN</sub> , INT0-INT5, AD <sub>TRG</sub> , CTS0-CTS4, CLK0-CLK4, TA0 <sub>OUT</sub> -TA4 <sub>OUT</sub> , NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V
		RESET		0.2		1.8	V
I <sub>IH</sub>	Input High ("H") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =3V			4.0	μA
I <sub>IL</sub>	Input Low ("L") Current	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>0</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	V <sub>I</sub> =0V			-4.0	μA
R <sub>PULLUP</sub>	Pull-up Resistance	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup>	V <sub>I</sub> =0V	66	120	500	kΩ
R <sub>fXIN</sub>	Feedback Resistance	X <sub>IN</sub>			3.0		MΩ
R <sub>fXCIN</sub>	Feedback Resistance	X <sub>CIN</sub>			20.0		MΩ
V <sub>RAM</sub>	RAM Standby Voltage	Through VDC		2.5			V
		Not through VDC		2.0			V
I <sub>CC</sub>	Power Supply Current	Measurement condition: In single-chip mode, output pins are left open and other pins are connected to V <sub>SS</sub> .	f(X <sub>IN</sub> )=20 MHz, square wave, no division		26	38	mA
			f(X <sub>CIN</sub> )=32 kHz, with a wait state, not through VDC, Topr=25° C		5.0		μA
			f(X <sub>CIN</sub> )=32 kHz, with a wait state, through VDC, Topr=25° C		340		μA
			Topr=25° C when the clock stops		0.4	20	μA

NOTES:

1. P11 to P15 are provided in the 144-pin package only.

$$V_{CC}=3.3V$$

**Table 26.25 A/D Conversion Characteristics ( $V_{CC} = AV_{CC} = V_{REF} = 3.0$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(X_{IN}) = 20MHz$  unless otherwise specified)**

Symbol	Parameter		Measurement Condition	Standard			Unit
				Min	Typ	Max	
-	Resolution		$V_{REF}=V_{CC}$			10	Bits
INL	Integral Nonlinearity Error	No S&H function (8-bit)	$V_{CC}=V_{REF}=3.3V$			$\pm 2$	LSB
DNL	Differential Nonlinearity Error	No S&H function (8-bit)				$\pm 1$	LSB
-	Offset Error		No S&H function (8-bit)			$\pm 2$	LSB
-	Gain Error		No S&H function (8-bit)			$\pm 2$	LSB
$R_{LADDER}$	Resistor Ladder		$V_{REF}=V_{CC}$	8		40	$k\Omega$
$t_{CONV}$	8-bit Conversion Time			4.9			$\mu s$
$V_{REF}$	Reference Voltage			3.0		$V_{CC}$	V
$V_{IA}$	Analog Input Voltage			0		$V_{REF}$	V

S&amp;H: Sample and hold

## NOTES:

1. Divide  $f(X_{IN})$ , if exceeding 10 MHz, to keep  $\phi_{AD}$  frequency at 10 MHz or less.

**Table 26.26 D/A Conversion Characteristics ( $V_{CC} = V_{REF} = 3.0$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$ ,  $f(X_{IN}) = 20MHz$  unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min	Typ	Max	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
$t_{SU}$	Setup Time				3	$\mu s$
$R_o$	Output Resistance		4	10	20	$k\Omega$
$I_{VREF}$	Reference Power Supply Input Current	(Note 1)			1.0	mA

## NOTES:

1. Measurement results when using one D/A converter. The  $DA_i$  register ( $i=0, 1$ ) of the D/A converter not being used is set to "00<sub>16</sub>". The resistor ladder in the A/D converter is excluded.  
 $I_{VREF}$  flows even if the VCUT bit in the ADICON1 register is set to "0" (no  $V_{REF}$  connection).

**Table 26.27 Flash Memory Version Electrical Characteristics**

Parameter	Standard			Unit
	Min	Typ	Max	
Program Time (per page)		8	120	ms
Block Erase Time (per block)		50	600	ms

## NOTES:

1.  $V_{CC}= 4.2$  to  $5.5V$  (through VDC),  $3.0$  to  $3.6V$  (not through VDC) at  $T_{opr}= 0$  to  $60^{\circ}C$ , unless otherwise specified

V<sub>CC</sub>=3.3VTiming Requirements (V<sub>CC</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V at T<sub>opr</sub> = –20 to 85°C unless otherwise specified)**Table 26.28 External Clock Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c</sub>	External Clock Input Cycle Time	50		ns
t <sub>w(H)</sub>	External Clock Input High ("H") Pulse Width	22		ns
t <sub>w(L)</sub>	External Clock Input Low ("L") Pulse Width	22		ns
t <sub>r</sub>	External Clock Rise Time		5	ns
t <sub>f</sub>	External Clock Fall Time		5	ns

**Table 26.29 Memory Expansion Mode and Microprocessor Mode**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>ac1</sub> (RD-DB)	Data Input Access Time (RD standard, with no wait state)		(Note 1)	ns
t <sub>ac1</sub> (AD-DB)	Data Input Access Time (AD standard, CS standard, with no wait state)		(Note 1)	ns
t <sub>ac2</sub> (RD-DB)	Data Input Access Time (RD standard, with a wait state)		(Note 1)	ns
t <sub>ac2</sub> (AD-DB)	Data Input Access Time (AD standard, CS standard, with a wait state)		(Note 1)	ns
t <sub>ac3</sub> (RD-DB)	Data Input Access Time (RD standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
t <sub>ac3</sub> (AD-DB)	Data Input Access Time (AD standard, CS standard, when accessing a space with the multiplexed bus)		(Note 1)	ns
t <sub>ac4</sub> (RAS-DB)	Data Input Access Time (RAS standard, when accessing a DRAM space)		(Note 1)	ns
t <sub>ac4</sub> (CAS-DB)	Data Input Access Time (CAS standard, when accessing a DRAM space)		(Note 1)	ns
t <sub>ac4</sub> (CAD-DB)	Data Input Access Time (CAD standard, when accessing a DRAM space)		(Note 1)	ns
t <sub>su</sub> (DB-BCLK)	Data Input Setup Time	30		ns
t <sub>su</sub> (RDY-BCLK)	RDY Input Setup Time	40		ns
t <sub>su</sub> (HOLD-BCLK)	HOLD Input Setup Time	60		ns
t <sub>h</sub> (RD-DB)	Data Input Hold Time	0		ns
t <sub>h</sub> (CAS-DB)	Data Input Hold Time	0		ns
t <sub>h</sub> (BCLK-RDY)	RDY Input Hold Time	0		ns
t <sub>h</sub> (BCLK-HOLD)	HOLD Input Hold Time	0		ns
t <sub>d</sub> (BCLK-HLDA)	HLDA Output Delay Time		25	ns

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency. Insert a wait state or lower operation frequency, f<sub>(BCLK)</sub>, if the calculated value is negative.

$$t_{ac1}(RD - DB) = \frac{10^9}{f_{(BCLK)} \times 2} - 35 \quad [ns]$$

$$t_{ac1}(AD - DB) = \frac{10^9}{f_{(BCLK)}} - 35 \quad [ns]$$

$$t_{ac2}(RD - DB) = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (m=3 \text{ with 1 wait state, } m=5 \text{ with 2 wait states and } m=7 \text{ with 3 wait states})$$

$$t_{ac2}(AD - DB) = \frac{10^9 \times n}{f_{(BCLK)}} - 35 \quad [ns] \quad (n=2 \text{ with 1 wait state, } n=3 \text{ with 2 wait states and } n=4 \text{ with 3 wait states})$$

$$t_{ac3}(RD - DB) = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$t_{ac3}(AD - DB) = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (n=5 \text{ with 2 wait states and } n=7 \text{ with 3 wait states})$$

$$t_{ac4}(RAS - DB) = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (m=3 \text{ with 1 wait state and } m=5 \text{ with 2 wait states})$$

$$t_{ac4}(CAS - DB) = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 35 \quad [ns] \quad (n=1 \text{ with 1 wait state and } n=3 \text{ with 2 wait states})$$

$$t_{ac4}(CAD - DB) = \frac{10^9 \times l}{f_{(BCLK)}} - 35 \quad [ns] \quad (l=1 \text{ with 1 wait state and } l=2 \text{ with 2 wait states})$$

$$V_{CC}=3.3V$$

**Timing Requirements**

( $V_{CC} = 3.0$  to  $3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 26.30 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
$t_{c(TA)}$	TA <sub>IN</sub> Input Cycle Time	100		ns
$t_{w(TAH)}$	TA <sub>IN</sub> Input High ("H") Pulse Width	40		ns
$t_{w(TAL)}$	TA <sub>IN</sub> Input Low ("L") Pulse Width	40		ns

**Table 26.31 Timer A Input (Gate Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
$t_{c(TA)}$	TA <sub>IN</sub> Input Cycle Time	400		ns
$t_{w(TAH)}$	TA <sub>IN</sub> Input High ("H") Pulse Width	200		ns
$t_{w(TAL)}$	TA <sub>IN</sub> Input Low ("L") Pulse Width	200		ns

**Table 26.32 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
$t_{c(TA)}$	TA <sub>IN</sub> Input Cycle Time	200		ns
$t_{w(TAH)}$	TA <sub>IN</sub> Input High ("H") Pulse Width	100		ns
$t_{w(TAL)}$	TA <sub>IN</sub> Input Low ("L") Pulse Width	100		ns

**Table 26.33 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
$t_{w(TAH)}$	TA <sub>IN</sub> Input High ("H") Pulse Width	100		ns
$t_{w(TAL)}$	TA <sub>IN</sub> Input Low ("L") Pulse Width	100		ns

**Table 26.34 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
$t_{c(UP)}$	TA <sub>IOUT</sub> Input Cycle Time	2000		ns
$t_{w(UPH)}$	TA <sub>IOUT</sub> Input High ("H") Pulse Width	1000		ns
$t_{w(UPL)}$	TA <sub>IOUT</sub> Input Low ("L") Pulse Width	1000		ns
$t_{su(UP-TIN)}$	TA <sub>IOUT</sub> Input Setup Time	400		ns
$t_{h(TIN-UP)}$	TA <sub>IOUT</sub> Input Hold Time	400		ns

**Timing Requirements**(V<sub>CC</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C unless otherwise specified)**Table 26.35 Timer B input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(TB)</sub>	TB <sub>IN</sub> Input Cycle Time (counted on one edge)	100		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width (counted on one edge)	40		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width (counted on one edge)	40		ns
t <sub>c(TB)</sub>	TB <sub>IN</sub> Input Cycle Time (counted on both edges)	200		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width (counted on both edges)	80		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width (counted on both edges)	80		ns

**Table 26.36 Timer B input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(TB)</sub>	TB <sub>IN</sub> Input Cycle Time	400		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width	200		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width	200		ns

**Table 26.37 Timer B input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(TB)</sub>	TB <sub>IN</sub> Input Cycle Time	400		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width	200		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width	200		ns

**Table 26.38 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(AD)</sub>	AD <sub>TRG</sub> Input High ("H") Pulse Width (required for re-trigger)	1000		ns
t <sub>w(ADL)</sub>	AD <sub>TRG</sub> Input Low ("L") Pulse Width	125		ns

**Table 26.39 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>c(CLK)</sub>	CLK <sub>i</sub> Input Cycle Time	200		ns
t <sub>w(CLKH)</sub>	CLK <sub>i</sub> Input High ("H") Pulse Width	100		ns
t <sub>w(CLKL)</sub>	CLK <sub>i</sub> Input Low ("L") Pulse Width	100		ns
t <sub>d(C-Q)</sub>	TxD <sub>i</sub> Output Delay Time		80	ns
t <sub>h(C-Q)</sub>	TxD <sub>i</sub> Hold Time	0		ns
t <sub>su(D-Q)</sub>	RxD <sub>i</sub> Input Set Up Time	30		ns
t <sub>h(C-Q)</sub>	RxD <sub>i</sub> Input Hold Time	90		ns

**Table 26.40 External Interrupt INT<sub>i</sub> input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>w(INH)</sub>	INT <sub>i</sub> Input High ("H") Pulse Width	250		ns
t <sub>w(INL)</sub>	INT <sub>i</sub> Input Low ("L") Pulse Width	250		ns

**Switching Characteristics**(V<sub>CC</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V at Topr = –20 to 85°C, unless otherwise specified)**Table 26.41 Memory Expansion Mode and Microprocessor Mode (with No Wait State)**

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
td(BCLK-AD)	Address Output Delay Time	See Figure 26.1		18	ns
th(BCLK-AD)	Address Output Hold Time (BCLK standard)		0		ns
th(RD-AD)	Address Output Hold Time (RD standard)		0		ns
th(WR-AD)	Address Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-CS)	Chip-select Signal Output Delay Time			18	ns
th(BCLK-CS)	Chip-select Signal Output Hold Time (BCLK standard)		0		ns
th(RD-CS)	Chip-select Signal Output Hold Time (RD standard)		0		ns
th(WR-CS)	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			18	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-2		ns
td(BCLK-RD)	RD Signal Output Delay Time			18	ns
th(BCLK-RD)	RD Signal Output Hold Time		-3		ns
td(BCLK-WR)	WR Signal Output Delay Time			18	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(DB-WR)	Data Output Delay Time (WR standard)		(Note 1)		ns
th(WR-DB)	Data Output Hold Time (WR standard)		(Note 1)		ns
tw(WR)	WR Output Width		(Note 1)		ns

**NOTES:**

1. Values can be obtained from the following equations according to the BCLK frequency.

$$td(DB - WR) = \frac{10^9}{f_{(BCLK)}} - 20 \quad [ns]$$

$$th(WR - DB) = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$th(WR - AD) = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$th(WR - CS) = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$tw(WR) = \frac{10^9}{f_{(BCLK)} \times 2} - 15 \quad [ns]$$

$$V_{CC}=3.3V$$

### Switching Characteristics

( $V_{CC} = 3.0$  to  $3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 26.42 Memory Expansion Mode and Microprocessor Mode**  
(With a Wait State, Accessing an External Memory)

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
$t_{d(BCLK-AD)}$	Address Output Delay Time	See Figure 26.1		18	ns
$t_{h(BCLK-AD)}$	Address Output Hold Time (BCLK standard)		0		ns
$t_{h(RD-AD)}$	Address Output Hold Time (RD standard)		0		ns
$t_{h(WR-AD)}$	Address Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-CS)}$	Chip-select Signal Output Delay Time			18	ns
$t_{h(BCLK-CS)}$	Chip-select Signal Output Hold Time (BCLK standard)		0		ns
$t_{h(RD-CS)}$	Chip-select Signal Output Hold Time (RD standard)		0		ns
$t_{h(WR-CS)}$	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-ALE)}$	ALE Signal Output Delay Time			18	ns
$t_{h(BCLK-ALE)}$	ALE Signal Output Hold Time		-2		ns
$t_{d(BCLK-RD)}$	RD Signal Output Delay Time			18	ns
$t_{h(BCLK-RD)}$	RD Signal Output Hold Time		-3		ns
$t_{d(BCLK-WR)}$	WR Signal Output Delay Time			18	ns
$t_{h(BCLK-WR)}$	WR Signal Output Hold Time		0		ns
$t_{d(DB-WR)}$	Data Output Delay Time (WR standard)		(Note 1)		ns
$t_{h(WR-DB)}$	Data Output Hold Time (WR standard)		(Note 1)		ns
$t_{w(WR)}$	WR Output Width		(Note 1)		ns

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency.

$$t_{d(DB-WR)} = \frac{10^9 \times n}{f_{(BCLK)}} - 20 \quad [ns] \quad (n=1 \text{ with 1 wait state, } n=2 \text{ with 2 wait states and } n=3 \text{ with 3 wait states})$$

$$t_{h(WR-DB)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$t_{h(WR-AD)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$t_{h(WR-CS)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$t_{w(WR)} = \frac{10^9 \times n}{f_{(BCLK)} \times 2} - 15 \quad [ns] \quad (n=1 \text{ with 1 wait state, } n=3 \text{ with 2 wait states and } n=5 \text{ with 3 wait states})$$

$$V_{CC}=3.3V$$

**Switching Characteristics**

( $V_{CC} = 3.0$  to  $3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 26.43 Memory Expansion Mode and Microprocessor Mode**

(With a Wait State, Accessing an External Memory and Selecting a Space with the Multiplexed Bus)

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
$t_{d(BCLK-AD)}$	Address Output Delay Time	See Figure 26.1		18	ns
$t_{h(BCLK-AD)}$	Address Output Hold Time (BCLK standard)		0		ns
$t_{h(RD-AD)}$	Address Output Hold Time (RD standard)		(Note 1)		ns
$t_{h(WR-AD)}$	Address Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-CS)}$	Chip-select Signal Output Delay Time			18	ns
$t_{h(BCLK-CS)}$	Chip-select Signal Output Hold Time (BCLK standard)		0		ns
$t_{h(RD-CS)}$	Chip-select Signal Output Hold Time (RD standard)		(Note 1)		ns
$t_{h(WR-CS)}$	Chip-select Signal Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-RD)}$	RD Signal Output Delay Time			18	ns
$t_{h(BCLK-AD)}$	RD Signal Output Hold Time		-3		ns
$t_{d(BCLK-WR)}$	WR Signal Output Delay Time			18	ns
$t_{h(BCLK-WR)}$	WR Signal Output Hold Time		0		ns
$t_{d(DB-WR)}$	Data Output Delay Time (WR standard)		(Note 1)		ns
$t_{h(WR-DB)}$	Data Output Hold Time (WR standard)		(Note 1)		ns
$t_{d(BCLK-ALE)}$	ALE Signal Output Delay Time (BCLK standard)			18	ns
$t_{h(BCLK-ALE)}$	ALE Signal Output Hold Time (BCLK standard)		-2		ns
$t_{d(AD-ALE)}$	ALE Signal Output Delay Time (address standard)		(Note 1)		ns
$t_{h(ALE-AD)}$	ALE Signal Output Hold Time (address standard)		(Note 1)		ns
$t_{dZ(RD-AD)}$	Address Output High-Impedance Time			8	ns

**NOTES:**

1. Values can be obtained from the following equations, according to BCLK frequency.

$$t_{h(RD-AD)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$t_{h(WR-AD)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$t_{h(RD-CS)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$t_{h(WR-CS)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$t_{d(DB-WR)} = \frac{10^9 \times m}{f_{(BCLK)} \times 2} - 25 \quad [ns] \quad (m=3 \text{ with 2 wait states and } m=5 \text{ with 3 wait states})$$

$$t_{h(WR-DB)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$

$$t_{d(AD-ALE)} = \frac{10^9}{f_{(BCLK)} \times 2} - 20 \quad [ns]$$

$$t_{h(ALE-AD)} = \frac{10^9}{f_{(BCLK)} \times 2} - 10 \quad [ns]$$



$$V_{CC}=3.3V$$

### Switching Characteristics

( $V_{CC} = 3.0$  to  $3.6V$ ,  $V_{SS} = 0V$  at  $T_{opr} = -20$  to  $85^{\circ}C$  unless otherwise specified)

**Table 26.44 Memory Expansion Mode and Microprocessor Mode**  
(With a Wait State, Accessing an External Memory and Selecting the DRAM Area)

Symbol	Parameter	Measurement Condition	Standard		Unit
			Min	Max	
$t_{d(BCLK-AD)}$	Row Address Output Delay Time	See Figure 26.1		18	ns
$t_{h(BCLK-AD)}$	Row Address Output Hold Time (BCLK standard)		0		ns
$t_{d(BCLK-CAD)}$	Column Address Output Delay Time			18	ns
$t_{h(BCLK-CAD)}$	Column Address Output Hold Time (BCLK standard)		0		ns
$t_{h(RAS-RAD)}$	Row Address Output Hold Time after RAS Output		(Note 1)		ns
$t_{d(BCLK-RAS)}$	RAS Output Delay Time (BCLK standard)			18	ns
$t_{h(BCLK-RAS)}$	RAS Output Hold Time (BCLK standard)		0		ns
$t_{RP}$	RAS High ("H") Hold Time		(Note 1)		ns
$t_{d(BCLK-CAS)}$	CAS Output Delay Time (BCLK standard)			18	ns
$t_{h(BCLK-CAS)}$	CAS Output Hold Time (BCLK standard)		0		ns
$t_{d(BCLK-DW)}$	DW Output Delay Time (BCLK standard)			18	ns
$t_{h(BCLK-DW)}$	DW Output Hold Time (BCLK standard)		-3		ns
$t_{su(DB-CAS)}$	CAS Output Setup Time after DB output		(Note 1)		ns
$t_{h(BCLK-DB)}$	DB Signal Output Hold Time (BCLK standard)		-7		ns
$t_{su(CAS-RAS)}$	CAS Output Setup Time before RAS Output (refresh)		(Note 1)		ns

#### NOTES:


1. Values can be obtained from the following equations, according to the BCLK frequency.

$$t_{h(RAS - RAD)} = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$

$$t_{RP} = \frac{10^9 \times 3}{f(BCLK) \times 2} - 20 \quad [ns]$$


$$t_{su(DB - CAS)} = \frac{10^9}{f(BCLK)} - 20 \quad [ns]$$

$$t_{su(CAS - RAS)} = \frac{10^9}{f(BCLK) \times 2} - 13 \quad [ns]$$

Figure 26.10 V<sub>CC</sub>=3.3V Timing Diagram (1)

$V_{CC}=3.3V$ 


## Memory Expansion Mode and Microprocessor Mode (with a wait state) Read Timing



### NOTES:

- Values guaranteed only when the microcomputer is used independently. A maximum of 35ns is guaranteed for  $td(BCLK-AD)+tsu(DB-BCLK)$ .
- Varies with operation frequency.  
 $tac2(RD-DB)=(tcyc/2 \times m-35)ns.max$  ( $m=3$  with 1 wait state,  $m=5$  with 2 wait states and  $m=7$  with 3 wait states)  
 $tac2(AD-DB)=(tcyc \times n-35)ns.max$  ( $n=2$  with 1 wait state,  $n=3$  with 2 wait states and  $n=4$  with 3 wait states)

## Write Timing



### NOTES:

- Varies with operation frequency.  
 $td(DB-WR)=(tcyc \times n-20)ns.min$  ( $n=1$  with 1 wait state,  $n=2$  with 2 wait states and  $n=3$  with 3 wait states)  
 $th(WR-DB)=(tcyc/2-10)ns.min$   
 $th(WR-AD)=(tcyc/2-10)ns.min$   
 $th(WR-CS)=(tcyc/2-10)ns.min$   
 $tw(WR)=(tcyc/2 \times n-15)ns.min$  ( $n=1$  with 1 wait state,  $n=3$  with 2 wait states and  $n=5$  with 3 wait states)


### Measurement Conditions:

- $V_{CC}=3.0$  to  $3.6V$
- Input high and low voltage:  
 $V_{IH}=1.5V$ ,  $V_{IL}=0.5V$
- Output high and low voltage:  
 $V_{OH}=1.5V$ ,  $V_{OL}=1.5V$


Figure 26.11  $V_{CC}=3.3V$  Timing Diagram (2)

$V_{CC}=3.3V$ **Memory Expansion Mode and Microprocessor Mode**

(with a wait state, when accessing an external memory and using the multiplexed bus)

**Read Timing****NOTES:**

1. Varies with operation frequency.


 $td(AD-ALE)=(tcyc/2-20)ns.min$  $th(ALE-AD)=(tcyc/2-10)ns.min$ ,  $th(RD-AD)=(tcyc/2-10)ns.min$ ,  $th(RD-CS)=(tcyc/2-10)ns.min$  $tac3(RD-DB)=(tcyc/2 \times m-35)ns.max$  ( $m=3$  with 2 wait states and  $m=5$  with 3 wait states) $tac3(AD-DB)=(tcyc/2 \times n-35)ns.max$  ( $n=5$  with 2 wait states and  $n=7$  with 3 wait states)**Write Timing****NOTES:**


1. Varies with operation frequency.


 $td(AD-ALE)=(tcyc/2-20)ns.min$  $th(ALE-AD)=(tcyc/2-10)ns.min$ ,  $th(WR-AD)=(tcyc/2-10)ns.min$  $th(WR-CS)=(tcyc/2-10)ns.min$ ,  $th(WR-DB)=(tcyc/2-10)ns.min$  $td(DB-WR)=(tcyc/2 \times m-25)ns.min$  ( $m=3$  with 2 wait states and  $m=5$  with 3 wait states)**Measurement Conditions:**


- $V_{CC}=3.0$  to  $3.6V$
- Input high and low voltage:  
 $V_{IH}=1.5V$ ,  $V_{IL}=0.5V$
- Output high and low voltage:  
 $V_{OH}=1.5V$ ,  $V_{OL}=1.5V$

**Figure 26.12  $V_{CC}=3.3V$  Timing Diagram (3)**


Figure 26.13  $V_{CC}=3.3V$  Timing Diagram (4)

Figure 26.14 V<sub>CC</sub>=3.3V Timing Diagram (5)

Figure 26.15  $V_{CC}=3.3V$  Timing Diagram (6)

Figure 26.16 V<sub>CC</sub>=3.3V Timing Diagram (7)



Figure 26.17  $V_{CC}=3.3V$  Timing Diagram (8)

## 27. Precautions

### 27.1 Processor Mode

#### 27.1.1 Microprocessor Mode

SFR, internal RAM and external space can be accessed when in microprocessor mode. The internal ROM cannot be accessed.

The internal ROM cannot be accessed, despite entering memory expansion mode or single-chip mode , if the microcomputer begins operation in microprocessor mode while the CNVss is held high ("H") after reset.

## 27.2 Bus

### 27.2.1 $\overline{\text{HOLD}}$ Signal

When entering microprocessor mode or memory expansion mode from single-chip mode and using  $\overline{\text{HOLD}}$  input, set the PM01 to PM00 bits to "112" (microprocessor mode) or to "102" (memory expansion mode) after setting the PD4\_0 to PD4\_7 bits in the PD4 register and the PD5\_0 to PD5\_2 bits in the PD5 register to "0" (input mode).

P40 to P47 ( $\overline{\text{A}}_{16}$  to  $\overline{\text{A}}_{22}$ ,  $\overline{\text{A}}_{23}$ ,  $\overline{\text{CS}}_0$  to  $\overline{\text{CS}}_3$ , MA8 to MA12) and P50 to P52 ( $\overline{\text{RD}}/\overline{\text{WR}}/\overline{\text{BHE}}$ ,  $\overline{\text{RD}}/\overline{\text{WRL}}$ ,  $\overline{\text{WRH}}$ ) do not enter a high-impedance state even when an "L" signal is applied to the  $\overline{\text{HOLD}}$  pin, if the PM01 to PM00 bits are set to "112" (microprocessor mode) or to "102" (memory expansion mode) after setting the PD4\_0 to PD4\_7 bits in the PD4 register and the PD5\_0 to PD5\_2 bits in the PD5 register to "1" (output mode) in single-chip mode.

### 27.2.2 External Bus

The internal ROM cannot be read when an "H" signal is applied to the CNVss pin and the hardware reset (hardware reset 1 or hardware reset 2) occurs.

## 27.3 SFR

### 27.3.1 100-Pin Package

Set address space for 03CB<sub>16</sub>, 03CE<sub>16</sub>, 03CF<sub>16</sub>, 03D2<sub>16</sub>, 03D3<sub>16</sub> to "FF<sub>16</sub>" after reset when using the 100-pin package. 03DC<sub>16</sub> must be set to "00<sub>16</sub>" after reset.

### 27.3.2 Register Settings

Table 27.1 lists registers containing bits which can only be written to. Set these registers with immediate values. When establishing the next value by altering the present value, write the present value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM.

**Table 25.1 Registers with Write-only Bits**

Register	Address	Register	Address
WDTs register	000E <sub>16</sub>	U2BRG register	0339 <sub>16</sub>
G0RI register	00EC <sub>16</sub>	U2TB register	033B <sub>16</sub> , 033A <sub>16</sub>
G1RI register	012C <sub>16</sub>	UDF register	0344 <sub>16</sub>
G2TB register	016D <sub>16</sub> , 016C <sub>16</sub>	TA0 register <sup>(1)</sup>	0347 <sub>16</sub> , 0346 <sub>16</sub>
G3TB register	017D <sub>16</sub> , 017C <sub>16</sub>	TA1 register <sup>(1)</sup>	0349 <sub>16</sub> , 0348 <sub>16</sub>
U4BRG register	02F9 <sub>16</sub>	TA2 register <sup>(1)</sup>	034B <sub>16</sub> , 034A <sub>16</sub>
U4TB register	02FB <sub>16</sub> , 02FA <sub>16</sub>	TA3 register <sup>(1)</sup>	034D <sub>16</sub> , 034C <sub>16</sub>
TA11 register	0303 <sub>16</sub> , 0302 <sub>16</sub>	TA4 register <sup>(1)</sup>	034F <sub>16</sub> , 034E <sub>16</sub>
TA21 register	0305 <sub>16</sub> , 0304 <sub>16</sub>	U0BRG register	0369 <sub>16</sub>
TA41 register	0307 <sub>16</sub> , 0306 <sub>16</sub>	U0TB register	036B <sub>16</sub> , 036A <sub>16</sub>
DTT register	030C <sub>16</sub>	U1BRG register	02E9 <sub>16</sub>
ICTB2 register	030D <sub>16</sub>	U1TB register	02EB <sub>16</sub> , 02EA <sub>16</sub>
U3BRG register	0329 <sub>16</sub>	AD0CON2 register	0394 <sub>16</sub>
U3TB register	032B <sub>16</sub> , 032A <sub>16</sub>		

**NOTES :**

1. In one-shot timer mode and pulse width modulation mode only.

## 27.4 Clock Generating Circuit

### 27.4.1 PLL Frequency Synthesizer

Stabilize supply voltage when using the PLL frequency synthesizer. The ripple of supply voltage at 5V must be less than 10kHz in frequency, 0.5V (peak to peak) in voltage fluctuation range, and 1V/ms in voltage fluctuation rate. The ripple of supply voltage at 3.3V must be less than 100Hz in frequency, 0.2V (peak to peak) in voltage fluctuation range, and 0.1V/ms in voltage fluctuation rate.

### 27.4.2 Power Control

- When resetting the microcomputer to exit stop mode, apply an "L" signal to the  $\overline{\text{RESET}}$  pin until the main clock oscillation stabilizes.
- Write at least 4 NOP instructions after the WAIT instruction or instructions to set the CM10 bit in the CM1 register to "1" (all clocks stop). When entering wait mode or stop mode, the instruction queue reads ahead to instructions following the WAIT instruction and instructions to set the CM10 bit to "1", and the program stops. The next instruction may be executed before entering wait mode or stop mode, depending on the combination of instructions and their execution timing.
- The followings are suggestions for reducing power consumption when programming or designing systems:

**Ports:** I/O ports maintains the same state despite the microcomputer entering wait mode or stop mode. Current flows through active output ports. Feedthrough current flows through input ports in a high-impedance state. Set unused ports as input ports and stabilize electrical potential before entering wait mode or stop mode.

**A/D converter:** If the A/D conversion is not performed, set the VCUT bit in the AD0CON1 register to "0" (no VREF connection). Set the VCUT bit to "1" (VREF connection) and wait at least 1 $\mu$ s before starting the A/D conversion.

**D/A converter:** Set the DAI bit (i=0 to 1) in the DACON register to "0" (output disabled) and set the DAI register to "0016" when the D/A conversion is not performed.

**Peripheral function stop:** Set the CM02 bit in the CM0 register while in wait mode to stop unnecessary peripheral functions. However, this does not reduce power consumption because the peripheral function clock (fc32) generating from the sub clock does not stop. When in low-speed mode and low-power consumption mode, do not enter wait mode when the CM02 bit is set to "1" (peripheral clock stops in wait mode).

**External clock:** When using an external clock input for the CPU clock, set the CM05 bit in the CM0 register to "1" (main clock stops). This disables the XOUT pin and reduces power consumption. (When using an external clock input, the clock is applied regardless of the CM05 bit setting.)

### 27.4.3 Wait Mode

#### 27.4.3.1 Entering Wait Mode

The microcomputer enters wait mode when WAIT instructions are executed.

Follow the procedure below to enter wait mode.

- Initial Setting  
Set each interrupt priority level after setting the minimum interrupt priority level required to exit stop mode and wait mode, controlled by the RLVL2 to RLVL0 bits in the RLVL register, to "7".
- Before Execution of WAIT Instruction
  - (1) Set the interrupt priority level of the interrupt being used to exit wait mode
  - (2) Set the interrupt priority level of the interrupts not being used to exit wait mode
  - (3) Set the IPL in the FLG register. Then, set the minimum interrupt priority level required to exit stop mode and wait mode to the same level as the IPL. (Interrupt priority level of the interrupt used to exit wait mode > minimum interrupt priority level to exit wait mode ≥ interrupt priority level of the interrupts not used to exit wait mode)
  - (4) Set the I flag to "1"
  - (5) Execute WAIT instruction
- After Exiting Wait Mode  
Set the interrupt priority level required to exit wait mode to "7" immediately after exiting wait mode.

### 27.4.4 Stop Mode

When the CM10 bit in the CM1 register is set to "1" (all clocks stop), stop mode is entered. The MCD register is simultaneously set to "0816" (divide-by-8 mode).

#### 27.4.4.1 Entering Stop Mode

Follow the procedure below to enter stop mode.

- Initial Setting  
Set each interrupt priority level after setting the minimum interrupt priority level required to exit stop mode and wait mode, controlled by the RLVL2 to RLVL0 bits in the RLVL register, to "7".
- Before Execution of WAIT Instruction
  - (1) Set the interrupt priority level of the interrupt being used to exit stop mode
  - (2) Set the interrupt priority levels of the interrupts not being used to exit stop mode
  - (3) Set the IPL in the FLG register. Then, set the minimum interrupt priority level required to exit stop mode and wait mode to the same level as the IPL. (Interrupt priority level of the interrupt used to exit stop mode > minimum interrupt priority level to exit stop mode ≥ interrupt priority level of the interrupts not used to exit stop mode)
  - (4) Set the I flag to "1"
  - (5) Set the CM10 bit in the CM1 register to "1" (all clocks stop) after setting the PRC0 bit in the PRCR register to "1" (write enabled)
- After Exiting Stop Mode  
Set the interrupt priority level required to exit stop mode to "7" immediately after exiting stop mode.

### 27.5 Protection

The PRC2 bit in the PRCR register is changed to "0" (writing disable) when an instruction is written to any address after the PRC2 bit is set to "1" (writing enable). Write instruction immediately after setting the PRC2 bit to "1" to change registers protected by the PRC2 bit. Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the following instruction.

## 27.6 Interrupts

### 27.6.1 ISP Setting

After reset, the ISP is set to "00000016". The program runs out of control if an interrupt is acknowledged before the ISP is set. Therefore, the ISP must be set before an interrupt request is acknowledged. Set the ISP to an even address, which allows interrupt sequences to be executed at a higher speed.

To use  $\overline{\text{NMI}}$  interrupt, set the ISP at the beginning of the program. The  $\overline{\text{NMI}}$  interrupt can be acknowledged after the first instruction has been executed after reset.

### 27.6.2 $\overline{\text{NMI}}$ Interrupt

- $\overline{\text{NMI}}$  interrupt cannot be denied. Connect the  $\overline{\text{NMI}}$  pin to VCC via a resistor (pull-up) when not in use.
- The P8\_5 bit in the P8 register indicates the  $\overline{\text{NMI}}$  pin value. Read the P8\_5 bit only to determine the pin level after a  $\overline{\text{NMI}}$  interrupt occurs.
- "H" and "L" of a signal applied to the  $\overline{\text{NMI}}$  pin must be over 2 CPU clock cycles + 300 ns wide.

### 27.6.3 $\overline{\text{INT}}$ Interrupt

- Edge sense  
"H" and "L" of a signal applied to the  $\overline{\text{INT}}0$  to  $\overline{\text{INT}}5$  pins must be at least 250 ns wide, regardless of the CPU clock.
- Level sense  
"H" and "L" of a signal applied to the  $\overline{\text{INT}}0$  to  $\overline{\text{INT}}5$  pins must be at least 1 CPU clock cycle + 200 ns wide. For example, "H" and "L" must be at least 234ns wide if  $X_{IN}=30\text{MHz}$  with no division.
- IR bit may change to "1" (interrupt requested) when switching the polarity of the  $\overline{\text{INT}}0$  to  $\overline{\text{INT}}5$  pins. Set the IR bit to "0" (no interrupt requested) after selecting the polarity. Figure 25.1 shows an example of the switching procedure for the  $\overline{\text{INT}}$  interrupt.




Figure 27.1 Switching Procedure for INT Interrupt



#### 27.6.4 Watchdog Timer Interrupt

Reset the watchdog timer after a watchdog timer interrupt occurs.

#### 27.6.5 Changing Interrupt Control Register

To change the interrupt control register while the interrupt request is disabled, follow the instructions below.

**Changing Bits Except IR Bit :** When an interrupt request occurs while executing an instruction, the IR bit may not be set to "1" (interrupt requested) and the interrupt may be ignored. If this is a problem, use the following instructions to change the register.

AND, OR, BCLR, BSET

**Changing IR bit:** The IR bit may not change to "0" (no interrupt requested) depending on the instructions written. If this is a problem, use the following instruction to change the register.

MOV

#### 27.6.6 Changing IIOiR Register (i = 0 to 11)

Use the following instructions to set bits 1 to 7 in the IIOiR register to "0" (no interrupt requested).

AND, BCLR

#### 27.6.7 Changing RLVL Register

The DMAII bit is indeterminate after reset. When using the DMAII bit to generate an interrupt, set the interrupt control register after setting the DMACII bit to "0" (interrupt priority level 7 available for interrupts).

## 27.7 DMAC

- Set DMAC-associated registers while the MDi1 to MDi0 bits (i=0 to 3) in the channel to be used are set to "002" (DMA disabled). Set the MDi1 to MDi0 bits to "012" (single transfer) or "112" (repeat transfer) at the end of the setup procedure to start DMA requests.
- Do not set the DRQ bit in the DMiSL register to "0" (no request).  
When a DMA request is generated but the receiving channel is not ready to receive<sup>(1)</sup>, the DMA transfer is not performed and the DRQ bit is set to "0".

### NOTES:

1. The MDi1 to MDi0 bits are set to "002" or the DCTi register is set to "000016" (transferred 0 times).
- To start a DMA transfer by a software trigger, set the DSR bit and DRQ bit in the DMiSL register to "1" simultaneously.  
e.g.,  
OR.B #0A0h,DMiSL    Set the DSR and DRQ bits to "1" simultaneously.
  - Do not generate a channel i DMA request when setting the MDi1 to MDi0 bits in the DMDj register (j=0,1) corresponding to channel i to "012" (single transfer) or "112" (repeat transfer), if the DCTi register of channel i is set to "1"  
Select the peripheral function which causes the DMA request after setting the DMA-associated registers. If none of the conditions above (setting  $\overline{\text{INT}}$  interrupt as DMA request source) apply, do not write "1" to the DCTi register.
  - Enable DMA<sup>(1)</sup> after setting the DMiSL register (i=0 to 3) and waiting 6 BCLK cycles or more by program.

### NOTES:

1. DMA is enabled when the values set in the MDi1 to MDi0 bits in the DMDj register are changed from "002" (DMA disabled) to "012" (single transfer) or "112" (repeat transfer).

## 27.8 Timer

### 27.8.1 Timers A and B

The timers stop after reset. Set the TAI*S*(*i*=0 to 4) bit or TB*jS*(*j*=0 to 5) bit in the TABSR register or TBSR register to "1" (starts counting) after setting operation mode, count source and counter.

Set the following registers and bits while the TAI*S* bit or TB*jS* bit is set to "0" (stops counting).

- TAI*MR*, TB*jMR* register
- TAI, TB*j* register
- UDF register
- TAZIE, TA0TGL, TA0TGH bits in the ONFS register
- TRGSR register

### 27.8.2 Timer A

#### 27.8.2.1 Timer A (Timer Mode)

- (a) The TAI*S* bit (*i*=0 to 4) in the TABSR register is set to "0" (stops counting) after reset. Set TAI*S* bit to "1" (starts counting) after selecting operation mode and setting the TAI register.
- (b) The TAI register indicates the counter value during counting at any given time. However, the counter will read "FFFF<sub>16</sub>" when reloading. The setting value can be read after setting the TAI register while the counter is stopped and before the counter starts counting.
- (c) TA1OUT, TA2OUT, TA4OUT pins are placed in a high-impedance state when an "L" signal is applied to the  $\overline{\text{NMI}}$  pin while INV03 to INV02 bits in the INVC0 register are set to "112" (forced cutoff of the three-phase output by low-level signal ("L") applied to  $\overline{\text{NMI}}$  pin)

#### 27.8.2.2 Timer A (Event Counter Mode)

- (a) TAI*S* (*i*=0 to 4) bit in the TABSR register is set to "0" (stops counting) after reset. Set the TAI*S* bit to "1" (starts counting) after selecting operation mode and setting the TAI register.
- (b) The TAI register indicates the counter values during counting at any given time. However, the counter will read "FFFF<sub>16</sub>" during underflow and "0000<sub>16</sub>" during overflow, when reloading. The setting value can be read after setting the TAI register while the counter is stopped and before the counter starts counting.
- (c) The TA1OUT, TA2OUT, TA4OUT pins are placed in a high-impedance state when an "L" signal is applied to the  $\overline{\text{NMI}}$  pin while the INV03 to INV02 bit in the INVC0 register are set to "112" (forced cutoff of the three-phase output by low-level signal ("L") applied to  $\overline{\text{NMI}}$  pin).

#### 27.8.2.3 Timer A (One-shot Timer Mode)

- (a) TAI*S* (*i*=0 to 4) bit in the TABSR register is set to "0" (stops counting) after reset. Set TAI*S* bit to "1" (starts counting) after selecting operation mode and setting the TAI register.
- (b) The followings occur when setting the TABSR register to "0" (stops counting) while counting:
  - The counter stops counting and the microcomputer reloads contents of the reload register.
  - The TAIOUT pin becomes low ("L").
  - The IR bit in the TAI*IC* register is set to "1" (interrupt requested) after 1 CPU clock cycle.
- (c) The output of the one-shot timer is synchronized with an internal count source. When set to an external trigger, there is a delay of 1 count source cycle maximum, from trigger input to the TAI*IN* pin to the one-shot timer output.

(d) The IR bit is set to "1" when the timer operation mode is selected as follows:

- one-shot timer mode is selected after reset.
- timer mode is switched to one-shot timer mode.
- event counter mode is switched to one-shot timer mode.

Therefore, set the IR bit to "0" by program when generating a timer Ai interrupt (IR bit), if the timer operation mode is selected as is described above.

(e) When a trigger is generated while counting, the reload register reloads and continues counting after the counter has downcounted once following a re-trigger. To generate a trigger while counting, wait at least 1 count source cycle after the previous trigger has been generated and generate a re-trigger.

(f) TA1OUT, TA2OUT, TA4OUT pins are placed in a high-impedance state when an "L" signal is applied to the  $\overline{\text{NMI}}$  pin while the INV03 to INV02 bits in the INVC0 register is set to "112" (forced cutoff of the three-phase output by low-level signal ("L") applied to  $\overline{\text{NMI}}$  pin).

#### 27.8.2.4 Timer A (Pulse Width Modulation Mode)

(a) TAI*S*(*i*=0 to 4) bit in the TABSR register is set to "0" (stops counting) after reset. Set TAI*S* bit to "1" (starts counting) after selecting an operating mode and setting the TAI register.

(b) The IR bit is set to "1" when the timer operation mode is selected as follows:

- PWM mode is selected after reset.
- timer mode is switched to PWM mode.
- event counter mode is switched to PWM mode.

Therefore, set the IR bit to "0" by program when generating a timer Ai interrupt (IR bit), if the timer operation mode is selected as is described above.

(c) The followings occur when the TAI*S* bit is set to "0" (stops counting) while PWM pulse is output:

- The counter stops counting.
- The IR bit changes to "1" and the output level changes to low ("L") when TAIOUT pin is held high ("H").
- The IR bit and the output level remain unchanged when TAIOUT pin is held low ("L").

(d) TA1OUT, TA2OUT, TA4OUT pins are placed in a high-impedance state if "L" signals are applied to the  $\overline{\text{NMI}}$  pin while the INV03 to INV02 bits in the INVC0 register are set to "1" (three-phase output forced cutoff enabled).

### 27.8.3 Timer B

#### 27.8.3.1 Timer B (Timer Mode, Event Counter Mode)

- (a) TBiS (i=0 to 5) bit is set to "0" (stops counting) after reset. Set TBiS bit to "1" (starts counting) after selecting an operation mode and setting the TBi register.  
The TB0S to TB2S bits are the bits 5 to 7 in the TABSR register. The TB3S to TB5S bits are bits 5 to 7 in the TBSR register.
- (b) The TBi register indicates the counter value during counting at any given time. However, the counter will read "FFFF<sub>16</sub>" when reloading. The setting value can be read after setting the TBi register while the counter stops and before the counter starts counting.

#### 27.8.3.2 Timer B (Pulse Period/Pulse Width Measurement Mode)

- (a) The IR bit in the TBiC register is set to "1" (overflow) when the valid edge of a pulse to be measured is input and when timer Bi overflows. The MR3 bit in the TBiMR register determines the interrupt cause within an interrupt service routine.
- (b) Count overflow on a different timer if an interrupt cause cannot be determined by the MR3 bit, such as when a pulse to be measured is input at the same time the timer overflows.
- (c) To set the MR3 bit in the TBiMR register to "0" (no overflow), set when the TBiS bit is set to "1" (count starts) and at least one count is counted after the MR3 bit is set to "1" (overflow).
- (d) The IR bit of the TBiC register is used to detect overflow only. Use the MR3 bit only to determine interrupt cause within an interrupt service routine.
- (e) Indeterminate values are transferred to the reload register during the first valid edge input following the start of the count. Timer B interrupt request is not acknowledged at this time.
- (f) The counter value is indeterminate at the start of a count. Therefore, the MR3 bit may change to "1" (overflow) and cause timer B interrupt requests to be generated, until a valid edge is input after the count begins.
- (g) The IR bit may be set to "1" (interrupt requested) if the MR1 to MR0 bits in the TBiMR register are set to a different value after a count begins. If the MR1 to MR0 bits are rewritten, but to the same value as before, the IR bit remains unchanged.
- (h) Pulse width measurement measures pulse width continuously. Use program to determine whether measurement results are high ("H") or low ("L").

## 27.9 Three-Phase Motor Control Timer Functions

### 27.9.1 Changing TAI and TAI1 (i=1, 2, 4) Registers

Do not write to the TAI and TAI1 registers at the same time timer B2 underflows. Follow the procedure below when rewriting the TAI1 register.

- (1) Write value to the TAI1 register
- (2) Wait 1 timer Ai count source cycle
- (3) Write the same value to the TAI1 register again

## 27.10 Serial I/O

### 27.10.1 Clock Synchronous Serial I/O Mode

#### 27.10.1.1 Transmission / Reception

When the  $\overline{\text{RTS}}$  function is used while an external clock is selected, the output level of the  $\overline{\text{RTSi}}$  pin is held low ("L") indicating that the microcomputer is ready for reception. The transmitting microcomputer is notified that reception is possible. The output level of the  $\overline{\text{RTSi}}$  pin becomes high ("H") when reception begins. Therefore, connecting the  $\overline{\text{RTSi}}$  pin to the  $\overline{\text{CTSi}}$  pin of the transmitting microcomputer synchronizes transmission and reception. The  $\overline{\text{RTS}}$  function is disabled if an internal clock is selected.

$\overline{\text{RTS}}_2$  pin and  $\text{CLK}_2$  pin are placed in a high-impedance state when an "L" signal is applied to the  $\overline{\text{NMI}}$  pin while the  $\text{INV02}$  to  $\text{INV01}$  bits in the  $\text{INVC0}$  register are set to "112" (forced cutoff of the three-phase output by low-level signal ("L") applied to  $\overline{\text{NMI}}$  pin).

#### 27.10.1.2 Transmission

When an external clock is selected while the  $\text{CKPOL}$  bit in the  $\text{UiC0}$  register is set to "0" (data is transmitted on the falling edge of the transfer clock and received on the rising edge) and the external clock is held high ("H") or when the  $\text{CKPOL}$  bit is set to "1" (data is transmitted on the rising edge of the transfer clock and received on the falling edge) and the external clock is held low ("L"), meet the following conditions:

- Set the  $\text{TE}$  bit in the  $\text{UiC1}$  register to "1" (transmit enabled)
- Set the  $\text{TI}$  bit in the  $\text{UiC1}$  register to "0" (data in the  $\text{UiBT}$  register)
- Apply "L" signal to the  $\overline{\text{CTSi}}$  pin if the  $\overline{\text{CTS}}$  function is selected

#### 27.10.1.3 Reception

Activating the transmitter in clock synchronous serial I/O mode generates the shift clock. Therefore, set for transmission even if the microcomputer is used for reception only. Dummy data is output from the  $\text{TxDi}$  pin while receiving.

If an internal clock is selected, the shift clock is generated when the  $\text{TE}$  bit in the  $\text{UiC1}$  ( $i=0$  to 2) registers is set to "1" (receive enabled) and dummy data is set in the  $\text{UiTB}$  register. If an external clock is selected, the shift clock is generated when the external clock is input into  $\text{CLKi}$  pin while the  $\text{TE}$  bit is set to "1" (receive enabled) and dummy data is set in the  $\text{UiTB}$  register.

When receiving data consecutively while the  $\text{RE}$  bit in the  $\text{UiC1}$  ( $i=0$  to 2) register is set to "1" (data in the  $\text{UiRB}$  register) and the next data is received by the  $\text{UARTi}$  reception register, an overrun error occurs and the  $\text{OER}$  bit in the  $\text{UiRB}$  register becomes "1" (overrun error). In this case, the  $\text{UiRB}$  register is indeterminate. When overrun error occurs, program both reception and transmission registers to retransmit earlier data. The  $\text{IR}$  bit in the  $\text{SiRIC}$  does not change when an overrun error occurs.

When receiving data consecutively, feed dummy data to the low-order byte in the  $\text{UiTB}$  register every time a reception is made.

When an external clock is selected while the  $\text{CKPOL}$  bit in the  $\text{UiC0}$  register is set to "0" (data is transmitted on the falling edge of the transfer clock and received on the rising edge) and the external clock is held high ("H") or when the  $\text{CKPOL}$  bit is set to "1" (data is transmitted on the rising edge of the transfer clock and received on the falling edge) and the external clock is held low ("L"), meet the following conditions:

- Set the  $\text{RE}$  bit in the  $\text{UiC1}$  register to "1" (receive enabled)
- Set the  $\text{TE}$  bit in the  $\text{UiC1}$  register to "1" (transmit enabled)
- Set the  $\text{TI}$  bit in the  $\text{UiC1}$  register to "0" (data in the  $\text{UiTB}$  register)

### 27.10.2 UART Mode

- Set the UiERE bit in the UiC1 register after setting the UiMR register.
- $\overline{\text{RTS}}_2$  and  $\text{CLK}_2$  pins will enter a high-impedance state when a "L" signal is applied to the  $\overline{\text{NMI}}$  pin while the INV03 to INV02 bits in the INVC0 register are set to "112" (forced cutoff of the three-phase output by low-level signal ("L") applied to  $\overline{\text{NMI}}$  pin).

### 27.10.3 Special Mode 2

$\overline{\text{RTS}}_2$  and  $\text{CLK}_2$  pins will enter a high-impedance state when a "L" signal is applied to the  $\overline{\text{NMI}}$  pin while the INV03 to INV02 bits in the INVC0 register are set to "112" (forced cutoff of the three-phase output by low-level signal ("L") applied to  $\overline{\text{NMI}}$  pin).



### 27.11 A/D Converter

- Set registers ADiCON0 (i=0,1) (bit 6 excluded), ADiCON1, and ADiCON2 while the A/D conversion is stopped (before trigger is generated).
- Wait a minimum of 1 $\mu$ s before starting the A/D conversion when changing the VCUT bit in the ADiCON1 register from "0" (VREF no connection) to "1" (VREF connection). Change the VCUT bit from "1" to "0" after the A/D conversion is completed.
- Insert capacitors between pins AVCC, VREF, analog input pin ANjk (j=none, 0, 2, 15; k=0 to 7) and AVSS to prevent latch-ups and malfunctions due to noise and to minimize conversion errors. The same applies to pins VCC and VSS. Figure 27.2 shows the procedure.




Figure 27.2 Use of Capacitors to Reduce Noise

- Set the bit in the port direction register, which corresponds to the pin being used as the analog input, to "0" (input mode). Set the bit in the port direction register, which corresponds to  $\overline{\text{ADTRG}}$ , to "0" (input mode) if the TRG1 to TRG0 bits of the ADiCON2 register are set to "002" ( $\overline{\text{ADTRG}}$ ).
- When generating a key input interrupt, do not use pins AN4 to AN7 as analog input pins (key input interrupt request is generated when the A/D input voltage becomes "L").
- When sample and hold function is not activated,  $\phi_{\text{AD}}$  frequency must be 250kHz or more. If sample and hold function is activated,  $\phi_{\text{AD}}$  frequency must be 1MHz or more.
- Set bits CH2 to CH0 in the ADiCON0 register or SCAN1 to SCAN0 in the ADiCON1 register to select analog input pins again when changing A/D conversion mode.

- Wrong values are stored in the AD<sub>ij</sub> register (i=0,1; j=0 to 7) if the CPU reads the AD<sub>ij</sub> register while the AD<sub>ij</sub> register is storing results from a completed A/D conversion. This occurs when the CPU clock is set to a divided main clock or a sub clock.

In one-shot mode or single sweep mode, read the corresponding AD<sub>ij</sub> register after verifying that the A/D conversion has been completed. The completion of the A/D conversion can be determined by the IR bit in the AD<sub>ILC</sub> register.

In repeat mode, repeat sweep mode 0 and repeat sweep mode 1, use an undivided main clock as the CPU clock.

- Conversion results of the A/D<sub>i</sub> is indeterminate if the ADST bit in the AD<sub>i</sub>CON0 register (i=0,1) is set to "0" (A/D conversion stopped) and the conversion is forcibly terminated by program. AD<sub>ij</sub> registers (j=0 to 7) not performing an A/D conversion may also be indeterminate.

If A/D<sub>i</sub> is forcibly terminated, do not use any values obtained from the AD<sub>ij</sub> registers.

If either A/D0 or A/D1 is forcibly terminated while the ADS bit in the AD<sub>i</sub>CON2 register is set to "0" (channel replacement disabled), the other A/D converter, A/D<sub>i</sub>, will perform normally. The values of AD<sub>ij</sub> registers not performing an A/D conversion remain unchanged.

## 27.12 Intelligent I/O

### 27.12.1 Register Setting

Operations controlled by the values written to the GiBT (i=0 to 3), GiBCR1, BTSR, GjTMCR0 to GjTMCR7 (j=0,1), GiTPR6, GiTPR7, GjTM0 to GjTM7, GiPOCR0 to GiPOCR7, GiPO0 to GiPO7, G3MK4 to G3MK7, GjFS, GiFE, G2RTP, and G3RTP registers are affected by the count source (fBTi) set in the BCK1 to BCK0 bits in the GiBCR0 register. Set the BCK1 to BCK0 bits before setting the GiBT, GiBCR1, BTSR, GjTMCR0 to GjTMCR7, GiTPR6, GiTPR7, GjTM0 to GjTM7, GiPOCR0 to GiPOCR7, GiPO0 to GiPO7, G3MK4 to G3MK7, GjFS, GiFE, G2RTP, and G3RTP registers.

Operations controlled by the values written to the GjRI, GjTO, GiCR, GiRB, GiMR, GjEMR, GjETC, GjERC, GjIRF, GiTB, GjCMP0 to GjCMP3, GjMSK0, GjMSK1, GjTCRC, GjRCRC, IECR, IEAR, IETIF, IERIF, and G3FLG registers are affected by the transfer clock. Set transfer clock before setting the GjRI, GjTO, GiCR, GiRB, GiMR, GjEMR, GjETC, GjERC, GjIRF, GiTB, GjCMP0 to GjCMP3, GjMSK0, GjMSK1, GjTCRC, GjRCRC, IECR, IEAR, IETIF, IERIF, and G3FLG registers.

### 27.12.2 BTSR Register Setting

The BTSR register is located in the intelligent I/O group 2. When starting the base timer using the BTiS bit in the BTSR register, set the BTiS bit to "1" (base timer starts counting) after selecting the count source for the intelligent I/O group 2. If the BTiS bit is not being used, set the BTiS bit to "0" (base timer reset) after selecting the count source for the intelligent I/O group 2.

Set only either the BTiS bit or the BTS bit in the GiBCR1 register to "1" when starting the base timer. If both BTiS bit and the BTS bit are set to "0", both bits must be set "0" when stopping the base timer.

### 27.13 Programmable I/O Port

Because ports P72 to P75, P80, and P81 have the three-phase PWM output forced cutoff function, they are affected by the three-phase motor control timer function and the  $\overline{\text{NMI}}$  pin when these ports are set for output functions (port output, timer output, three-phase PWM output, serial I/O output, intelligent I/O output).

Table 27.1 shows the relationship between the INVC0 register setting, the  $\overline{\text{NMI}}$  pin input level and the state of output ports.

**Table 27.1 INVC0 Register and the  $\overline{\text{NMI}}$  Pin**

Setting Value of INVC0 Register		Input Level to $\overline{\text{NMI}}$ Pin	States of P72 to P75, P80, and P81 Pins (when setting an output pin)
INV02 bit	INV03 bit		
0 (not using three-phase motor control function)	-	-	Output functions selected in the PS1, PSL1, PSC, PS2, and PSL2, registers
1 (using three-phase motor control timer function)	0 (three-phase PWM output disabled)	-	High-impedance
	1 (three-phase PWM output enabled) <sup>(1)</sup>	H	Output functions selected in the PS1, PSL1, PSC, PS2, and PSL2, registers
		L (forcibly terminated)	High-impedance

**NOTES :**

1. The INV03 bit is set to "0" after low signal ("L") is applied to the  $\overline{\text{NMI}}$  pin.

- The input threshold voltage differs with programmable I/O ports and peripheral functions. Therefore, if the level of the voltage applied to a pin shared by both programmable I/O ports and peripheral functions is not within the recommended operating condition,  $V_{IH}$  and  $V_{IL}$  (neither "H" nor "L"), the level determined will differ with programmable I/O ports and peripheral functions.

## **27.14 Flash Memory Version**

### **27.14.1 Differences Between Flash Memory Version and Masked ROM Version**

Due to differences in internal ROM and layout pattern, flash memory version and mask ROM version have varying electrical characteristics such as attributes, performance margins, noise endurance capacity, and noise radiation. When switching to masked ROM version, administer system evaluation tests equal to those held on the flash memory version.

**27.15 Noise**

Connect a bypass capacitor (approx. 0.1 $\mu$ F) between Vcc and Vss by shortest path, using thick wires.

## 27.16 Low Voltage Operations

The voltage down converter (VDC) is a circuit used to step down external supply voltage to the internal operation voltage of 3.3V. Disconnect the VDC when applying a 3.3V supply voltage to reduce power consumption.

Figure 27.3 shows the procedure for disconnecting the VDC.

Perform these settings immediately after reset, while the CPU clock is divided by 8. Do not set the VDC0 register (001B16) to other values. Furthermore, do not write to the VDC0 register when applying a supply voltage of 3.3V or more.





Figure 27.3 VDC Disconnection Procedure

# Package Dimensions

## 144P6Q-A Recommended

## Plastic 144pin 20X20mm body LQFP


EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP144-P-2020-0.50	—	1.23	Cu Alloy



## 100P6S-A Recommended

## Plastic 100pin 14X20mm body QFP





EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
QFP100-P-1420-0.65	—	1.58	Alloy 42





**100P6Q-A** Recommended**Plastic 100pin 14X14mm body LQFP**

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP100-P-1414-0.50	—	0.63	Cu Alloy



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A1	0	0.1	0.2
A2	—	1.4	—
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	13.9	14.0	14.1
E	13.9	14.0	14.1
e	—	0.5	—
Hd	15.8	16.0	16.2
HE	15.8	16.0	16.2
L	0.3	0.5	0.7
L1	—	1.0	—
Lp	0.45	0.6	0.75
A3	—	0.25	—
x	—	—	0.08
y	—	—	0.1
$\theta$	0°	—	10°
b2	—	0.225	—
l2	0.9	—	—
Md	—	14.4	—
ME	—	14.4	—

# Register Index

## A

AD00 to AD07 230  
AD0CON0 228  
AD0CON1 229  
AD0CON2 230  
AD10 to AD17 233  
AD1CON0 231  
AD1CON1 232, 233  
AIER 108

## B

BTSR 257

## C

C0AFS 354  
C0BPR 337  
C0CONR 334  
C0CTLR0 326  
C0CTLR1 329  
C0EIMKR 341  
C0EISTR 342  
C0GMR0 343  
C0GMR1 344  
C0IDR 333  
C0LMAR0 343  
C0LMAR1 344  
C0LMAR2 344  
C0LMAR3 345  
C0LMAR4 345  
C0LMBR0 343  
C0LMBR1 344  
C0LMBR2 344  
C0LMBR3 345  
C0LMBR4 345  
C0MCTL0 to C0MCTL15 346  
C0REC 337  
C0SBS 349  
C0SIMKR 340  
C0SISTR 338  
C0SLOT0\_0 350  
C0SLOT0\_1 350  
C0SLOT0\_2 351  
C0SLOT0\_3 351

C0SLOT0\_4 352  
C0SLOT0\_5 352  
C0SLOT0\_6 to C0SLOT0\_13 353  
C0SLOT0\_14 353  
C0SLOT0\_15 353  
C0SLOT1\_0 350  
C0SLOT1\_1 350  
C0SLOT1\_2 351  
C0SLOT1\_3 351  
C0SLOT1\_4 352  
C0SLOT1\_5 352  
C0SLOT1\_6 to C0SLOT1\_13 353  
C0SLOT1\_14 353  
C0SLOT1\_15 353  
C0SLPR 330  
C0STR 331  
C0TEC 336  
C0TSR 336  
CM0 69, 114  
CM1 70  
CM2 72  
CPSRF 73  
CRCD 243  
CRCIN 243

## D

DA0 to DA1 242  
DACON 242  
DCT0 to DCT3 120  
DM0SL to DM3SL 117  
DMA0 to DMA3 121  
DMD0 to DMD1 118, 119  
DRA0 to DRA3 121  
DRAMCONT 360  
DRC0 to DRC3 120  
DS 54  
DSA0 to DSA3 121  
DTT 167

## F

FMR0 Register 393

**G**

G0BCR0 to G3BCR0 **253**  
G0BCR1 and G1BCR1 **254**  
G0BT to G3BT **253**  
G0CMP0 to G0CMP3 **295**  
G0CR to G1CR **290**  
G0EMR to G1EMR **292**  
G0ERC to G1ERC **293**  
G0FE to G3FE **262**  
G0FS and G1FS **262**  
G0IRF to G1IRF **294**  
G0MR to G1MR **291**  
G0MSK0 to G0MSK1 **295**  
G0PO0 TO G0PO7 **261**  
G0RB to G1RB **291**  
G0RCRC to G1RCRC **295**  
G0RI to G1RI **289**  
G0TB to G1TB **294**  
G0TCRC to G1TCRC **295**  
G0TMCR0 to G0TMCR7 **258**  
G0TO to G1TO **289**  
G0TPR6 and G0TPR7 **258**  
G1CMP0 to G1CMP3 **295**  
G1MSK0 to G1MSK1 **295**  
G1PO0 to G1PO7 **261**  
G1POCR0 to G1POCR7 **259**  
G1TM0 to G1TM7 **259**  
G1TMCR0 to G1TMCR7 **258**  
G1TPR6 and G1TPR7 **258**  
G2BCR1 **255**  
G2CR **307**  
G2MR **307**  
G2PO0 to G2PO7 **261**  
G2POCR0 to G2POCR7 **260**  
G2RB **306**  
G2RTP and G3RTP **263**  
G2TB **306**  
G3BCR1 **256**  
G3CR **318**  
G3FLG **319**  
G3MK4 to G3MK7 **261**  
G3MR **318**  
G3PO0 to G3PO7 **261**  
G3POCR0 to G3POCR7 **260**  
G3RB **317**  
G3TB **317**

**I**

ICTB2 **168**  
IDB0 to IDB1 **167**  
IEAR **308**  
IECR **308**  
IERIF **309**  
IETIF **309**  
IFSR **106, 182**  
IIO0IE to IIO11IE **111**  
IIO0IR to IIO11IR **110**  
Interrupt Control **97, 98**  
INVC0 **165**  
INVC1 **166**  
IPS **383**

**M**

MCD **71**

**O**

ONSF **139**

**P**

P0 to P15 **372**  
PCR **383**  
PD0 to PD15 **371**  
PLC0 **74**  
PLC1 **75**  
PLV **74**  
PM0 **51**  
PM1 **52**  
PRCR **89**  
PS0 **373**  
PS1 **373**  
PS2 **374**  
PS3 **374**  
PS5 **375**  
PS6 **375**  
PS7 **376**  
PS8 **376**  
PS9 **377**  
PSC **380**  
PSL0 **378**  
PSL1 **378**  
PSL2 **379**  
PSL3 **379**

PUR0 **381**  
PUR1 **381**  
PUR2 **381**  
PUR3 **382**  
PUR4 **382**

XYC **245**

**Y**

Y0R to Y15R **245**

## **R**

REFCNT **360**  
RLVL **99, 127**  
RMAD0 to RMAD7 **108**  
ROMCP **391**

## **T**

TA0 to TA4 **137**  
TA0MR to TA4MR **138, 143, 146, 149, 151**  
TA1, TA2, TA4, TA11, TA21, TA41 **168**  
TA1MR, TA2MR, TA4MR **170**  
TABSR **138, 154, 169**  
TB0 to TB5 **153**  
TB0MR to TB5MR **154, 156, 158, 160**  
TB2 **169**  
TB2MR **170**  
TB2SC **168**  
TBSR **155**  
TCSPR **73, 140**  
TRGSR **140, 169**

## **U**

U0BRG to U4BRG **176**  
U0C0 to U4C0 **177**  
U0C1 to U4C1 **178**  
U0MR to U4MR **176**  
U0RB to U4RB **175**  
U0SMR to U4SMR **178**  
U0SMR2 to U4SMR2 **179**  
U0SMR3 to U4SMR3 **180**  
U0SMR4 to U4SMR4 **181**  
U0TB to U4TB **175**  
UDF **139**

## **W**

WCR **61**  
WDC **113**  
WDTS **113**

## **X**

X0R to X15R **245**

# REVISION HISTORY

# M32C/83 GROUP HARDWARE MANUAL

Rev.	Date	Description	
		Page	Summary
1.01	2002-12	All	<b>Full-fledged revision</b> • Modify the notation system of registers and bits
		23	<b>Reset</b> • Delete the figure “Device’s internal status after a reset is cleared”.
		65	<b>System Clock</b> • Modify the figure “Clock Generation Circuit”. • Add descriptions about the ‘PLL clock’. • Modify the figure “Status Transition”.
		88	<b>Interrupt</b> • Modify the figure “Intelligent I/O Interrupt and CAN Interrupt”. • Add tables ‘registers to be used and settings’. • Change symbols of the bits in the interrupt request register. • Change symbols of the bits in the interrupt enable register.
		137	<b>Timer A</b> • Modify the figure “Timer A Configuration”. • Add tables ‘registers to be used and settings’.
		154	<b>Timer B</b> • Modify the figure “Timer B Configuration”. • Add tables ‘registers to be used and settings’.
		163	<b>Three-Phase Control Timer Function</b> • Change the bit name, the ‘INV17bit’ in the INVC1 register to reserved bit.
		174	<b>Serial I/O</b> • Modify the figure “UARTi Block Diagram”. • Add the table ‘registers to be used and settings’ in each mode. • Add distributions about the ‘clock-divided synchronous function (GCI mode)’. • Add descriptions about the ‘bus conflict detect function (IE mode)’.
		264	<b>Intelligent I/O</b> • Modify the figure “Intelligent I/O Group 0 Block Diagram”. • Modify the figure “Intelligent I/O Group 1 Block Diagram”. • Modify the figure “Intelligent I/O Group 2 Block Diagram”. • Modify the figure “Intelligent I/O Group 3 Block Diagram”. • Add the table ‘registers and settings’ associated with each function and mode. • Add a bit function of ‘the BCK0 to BCK1 bit in the G0BCR0 to G3BCR0 register’. -Group 0 and 1 • Add descriptions about the ‘HDLC data processing mode’. -Group 0 and 1 • Add distributions about the ‘IEBus mode’. -Group2 • Add descriptions about the ‘8-bit and 16-bit clock synchronous serial I/O function’. -Group3

# REVISION HISTORY

# M32C/83 GROUP HARDWARE MANUAL

Rev.	Date	Description	
		Page	Summary
		338	<b>A/D Convertor</b> <ul style="list-style-type: none"> <li>• Modify the figure “A/D Convertor Block Diagram”.</li> <li>• Add the table ‘pin settings’.</li> </ul>
		355	<b>D/A Convertor</b> <ul style="list-style-type: none"> <li>• Add the table ‘pin settings’.</li> </ul>
		394	<b>Usage Precaution</b> <ul style="list-style-type: none"> <li>• Add descriptions about the ‘PLL synthesizer’.</li> <li>• Add descriptions about the ‘Timer A’ and ‘Timer B’.</li> <li>• Add descriptions about the ‘Low-Voltage Operation’.</li> </ul>
1.02	2003-1	2-3	<b>Overview</b> <ul style="list-style-type: none"> <li>• Add -40 to 85°C to ‘Operating ambient temperature’ row in Table 1.1.1 and 1.1.2.</li> <li>• Delete 8-bit or 16-bit clock synchronous serial I/O:1 channel (group3) on ‘Peripheral function’ row in Table 1.1.2.</li> </ul>
		3	
		33	<b>SFR</b> <ul style="list-style-type: none"> <li>• Modify 00?0 X0002 to 0000 X0002 on ‘value after RESET’ column on ‘017B16’ row.</li> </ul>
		78	<b>System Clock</b> <ul style="list-style-type: none"> <li>• Modify 0 to 1 on ‘PLC00’ column and ‘10MHz’ row in Table 1.8.2.</li> <li>• Modify the PLC02 to PLC0 bits and the PLC05 to PLC04 bits to the PLC0 register in the third step in Figure 1.8.13.</li> <li>• Modify 1 to 0 on ‘CM00’ column and ‘BCLK output’ row in Table 1.8.5.</li> </ul>
		78	
		80	
		117	<b>DMAC</b> <ul style="list-style-type: none"> <li>• Add the note 3 in Figure 1.11.2.</li> </ul>
		141	<b>Timer</b> <ul style="list-style-type: none"> <li>• Modify TA4 and TA1 to TA0 and TA2 on the TA1TGL and TA1TGH in the top figure of Table 1.14.5.</li> <li>• Modify TA4 and TA1 to TA1 and TA3 on the TA2TGL and TA2TGH in the top figure of Table 1.14.5.</li> <li>• Modify TA4 and TA1 to TA2 and TA4 on the TA3TGL and TA3TGH in the top figure of Table 1.14.5.</li> <li>• Modify TA4 and TA1 to TA3 and TA0 on the TA4TGL and TA4TGH in the top figure of Table 1.14.5.</li> </ul>
		186	<b>Serial I/O</b> <ul style="list-style-type: none"> <li>• Modify PD7_0=0 to PD7_2=0 on ‘PD7 register’ column and ‘CLK2 input’ row in Table 1.18.4.</li> <li>• Modify PD7_0=0 to PD7_2=0 on ‘PD7 register’ column and ‘CLK2 input’ row in Table 1.19.4.</li> <li>• Modify a function description on ‘UiRRM’ row in Table 1.20.9.</li> </ul>
		192	
		206	

# REVISION HISTORY

# M32C/83 GROUP HARDWARE MANUAL

Rev.	Date	Description	
		Page	Summary
		207	<ul style="list-style-type: none"> <li>• Modify PD7_2=0 to PD7_0=0 on 'PD7 register' column and 'SRxD2 input' row in Table 1.20.11.</li> <li>• Modify PD7_0=0 to PD7_2=0 on 'PD7 register' column and 'CLK2 input' row in Table 1.20.11.</li> </ul>
		216	<ul style="list-style-type: none"> <li>• Modify PS3_4=0 to PS3_5=0 on 'PS3 register' column and 'CLK4 input' row in Table 1.20.23.</li> </ul>
		226	<b>CAN Module</b> <ul style="list-style-type: none"> <li>• Modify PSL2_2=0 to PSL2_1=0 on 'PSL1 and PSL2 registers' column and 'P82' row in Table 1.21.2.</li> </ul>
		296	<b>Intelligent I/O</b> <ul style="list-style-type: none"> <li>• Modify Setting value of the GiPO0 register to Setting value of the GiPOk register as n and m on the second figure in Figure 1.22.26.</li> </ul>
		304	<ul style="list-style-type: none"> <li>• Modify RxD to ISRxD on 'IPOL' row and TxD to ISTxD on 'OPOL' row in Figure 1.22.33.</li> </ul>
		315	<ul style="list-style-type: none"> <li>• Modify IPS=1 to IPS1=1 on IPS registers column and 'P112' row in Table 1.22.26.</li> </ul>
		317	<ul style="list-style-type: none"> <li>• Modify TCRCRC to TCRCE on 'CRC' row in Table 1.22.28.</li> <li>• Delete SIOiTR and SIOiRR and add SRTiR in note 3 in Table 1.22.28.</li> </ul>
		320	<ul style="list-style-type: none"> <li>• Modify IER to OER in note 1 in the second figure of Figure 1.22.42.</li> </ul>
		324	<ul style="list-style-type: none"> <li>• Modify SIOiTR to SIO2TR and SIO5RR to SIO2RR in Table 1.22.30 and 1.22.36.</li> </ul>
		334	<ul style="list-style-type: none"> <li>• Modify GiCR to G3CR in Table 1.22.41.</li> </ul>
		364	<b>DRAMC</b> <ul style="list-style-type: none"> <li>• Modify SRDF to SREF in note 3 in Figure 1.27.1.</li> </ul>
		385	<ul style="list-style-type: none"> <li>• Modify IOUTC10 to OUTC10 on 'PSC_3' row in Figure 1.28.14.</li> </ul>
		388	<ul style="list-style-type: none"> <li>• Modify P0 to P5 to P1 in note 1 in Table 1.28.17.</li> </ul>
		390	<b>Programmable I/O Port</b> <ul style="list-style-type: none"> <li>• Modify INPC1 to INPC11 on 'PS1 register' column and 'Bit 4' row in Table 1.28.4.</li> </ul>
		391	<ul style="list-style-type: none"> <li>• Modify INPC0 to INPC02 on 'PS2 register' column and 'Bit 0' row in table 1.28.5.</li> </ul>
		393	<ul style="list-style-type: none"> <li>• Modify ISCLK input to ISCLK0 input on 'Bit 1' row in table 1.28.12.</li> </ul>
		394	<b>Usage Precaution</b> <ul style="list-style-type: none"> <li>• Modify PM0 to PM00 in "HOLD Signal"</li> <li>• Modify all SP to ISP in (1) SP Setting of "Interrupts".</li> </ul>
		398	<ul style="list-style-type: none"> <li>• Modify all TAI to TBi in 1. Timer Mode and Event Counter Mode of "Timer B".</li> </ul>
		400	<ul style="list-style-type: none"> <li>• Modify the CAN module to the microcomputer in "Resetting CNVSS Pin with H".</li> <li>• Delete a discription of 'Difference between Flash Memory version and Masked ROM'</li> </ul>
		429	<b>Electric Characteristics</b> <ul style="list-style-type: none"> <li>• Modify IOH=5mA to IOL=5mA on 'VOL' row and 'Mesurement Condition' column in Table 1.31.3.</li> </ul>

REVISION HISTORY	M32C/83 GROUP HARDWARE MANUAL
------------------	-------------------------------

Rev.	Date	Description	
		Page	Summary
1.10	2004-3	All Pages	Chapter numbers, section numbers, etc., added; Table and Figure numbers modified; Chapter sequence modified; Word Phrasing in Revision History changed
		2, 3	<b>Overview</b> • <b>Tables 1.1 and 1.2 M32C/83 Group Performance</b> Shortest Instruction Execution Time modified: 31.3ns(f(BCLK)=30MHz changed to 31.3ns(f(BCLK)=32MHz, 50ns(f(BCLK)=20MHz added; Performance details of Multifunction Timer, Intelligent I/O, Clock Generating Circuit, and Electrical Characteristics revised; Oscillator Stop Detect Function added; 32MHz added to Supply Voltage and Power Consumption Note 3 added
		4	• <b>Figure 1.1 M32C/83 Block Diagram</b> modified
		5	• <b>Table 1.3 M32C/83 Group</b> Product deleted
		9, 13	• <b>Tables 1.4 and 1.5 Pin Characteristics</b> VREF pin changed from “analog pin” to “control pin”
		15 to 18	• <b>Table 1.6 Pin Description</b> SDA0 to SDA4 changed from “output” to “input”; Descriptions of A/D-related pin functions revised
		20	<b>Central Processing Unit</b> • <b>Figure 2.1 CPU Register</b> modified
		23	<b>Memory</b> • <b>Figure 3.1 Memory Map</b> Product deleted; Diagram modified
		24 to 45	<b>SFR</b> Value after reset and listing sequence modified • “? : Indetermination” changed to “X : Indeterminate” • Notation “Users cannot use any symbols with *” deleted • Register names, symbols, and Values after RESET of addresses 001F <sub>16</sub> to 0025 <sub>16</sub> , 0030 <sub>16</sub> to 0035 <sub>16</sub> , 0055 <sub>16</sub> to 0056 <sub>16</sub> , 01AC <sub>16</sub> , and 01AE <sub>16</sub> to 01BF <sub>16</sub> deleted • Notations added to PM0 and TCSPR registers • Value after reset in the RLVL register modified
		46	<b>Reset</b> • <b>Figure 5.1 Reset Circuit</b> modified
47	• <b>Figure 5.2 Reset Sequence</b> Diagram modified; Note 1 added		
48	• <b>5.3 Watchdog Timer Reset</b> added		
49	• <b>Figure 5.3 CPU Register after Reset</b> modified		
	<b>Processor Mode</b>		
50	• <b>6.2.2 Applying Vcc to CNVss Pin</b> Contents added		



# REVISION HISTORY

# M32C/83 GROUP HARDWARE MANUAL

Rev.	Date	Description	
		Page	Summary
			<b>Bus</b>
		55	• <b>7.1.3.2 Multiplexed Bus</b> revised
		60	• <b>7.2.4 Bus Timing</b> revised
		64	• <b>7.6 <math>\overline{\text{RDY}}</math> Signal</b> revised
		65	• <b>Figure 7.7 RD Signal Output Extended by <math>\overline{\text{RDY}}</math> Signal</b> modified
			<b>Clock Generating Circuit</b>
		67	Chapter name changed from “System Clock “ to “Clock Generating Circuit”
			• <b>Table 8.1 Clock Generation Circuit Specifications</b>
			Main clock frequency modified; “Ceramic oscillator” changed to “Ceramic resonator”; Reference point added to PLL Frequency Synthesizer
		68	• <b>Figure 8.1 Clock Generation Circuit</b> revised
		69	• <b>Figure 8.2 CM0 Register</b> Bit 3 function changed from “Nothing is assigned” to “Reserved Bit”
		72	• <b>Figure 8.5 CM2 Register</b> CM21 bit function modified; Note 5 revised
		75	• <b>Figure 8.8 PLC1 Register</b> Note 3 revised; Note 4 added
		77	• <b>8.1.2 Sub Clock</b> revised
		79	• <b>Figure 8.11 Switching Procedure from On-chip Oscillator Clock to Main Clock</b> modified
			• <b>8.1.4 PLL Clock</b> revised
			• <b>Table 8.2 Bit Settings to Use PLL Clock as CPU Clock Source</b> Setting added for when f(XIN) is 8MHz
		80	• <b>Figure 8.13 Procedure to Use PLL Clock as CPU Clock Source</b> modified
		81	• <b>8.2 CPU Clock and BCLK</b> revised
		84	• <b>8.5.2.2 Before Entering Wait Mode</b> revised
		85	• <b>8.5.2.5 Entering Wait Mode</b> added
		86	• <b>8.5.3 Stop Mode</b> revised
			• <b>8.5.3.1 Before Entering Stop Mode</b> revised
			• <b>8.5.3.3 Exiting Stop Mode</b> revised
		87	• <b>8.5.3.4 Entering Stop Mode</b> added
		88	• <b>Figure 8.15 Status Transition</b> modified
			<b>Interrupts</b>
		93	• <b>Table 10.1 Fixed Vector Table</b> Point of reference changed
		95	• <b>Table 10.2 Relocatable Vector Tables</b> Reserved Space added
		99	• <b>Figure 10.5 RLVL Register</b> Value after reset changed; Note 3 revised; Note 4 added
			• <b>10.6.2.3 RLVL2 to RLVL0 Bits</b> revised
		103	• <b>Figure 10.8 Interrupt Priority</b> “Oscillation Stop Detect” added
		104	• <b>Figure 10.9 Interrupt Priority Level Select Circuit</b> modified
		106	• <b>10.8 NMI Interrupt</b> revised

# REVISION HISTORY

# M32C/83 GROUP HARDWARE MANUAL

Rev.	Date	Description	
		Page	Summary
		108	<ul style="list-style-type: none"> <li>• <b>“10.11 Intelligent I/O and CAN Interrupt”</b> changed to <b>“10.11 Intelligent I/O Interrupt and CAN Interrupt”</b></li> <li>• Precautions pertaining to Interrupts are compiled into one chapter, <b>“27. Precaution”</b></li> </ul>
		111	<b>Watchdog Timer</b> Contents revised
		115	<ul style="list-style-type: none"> <li>• <b>12. DMAC</b> revised</li> </ul>
		114	<ul style="list-style-type: none"> <li>• <b>Table 12.1 DMAC Specifications</b> CAN interrupt added to DNA Request Factors; Note 1 revised</li> <li>• Precautions pertaining to DMAC are compiled into one chapter, <b>“27. Precaution”</b></li> </ul>
		125	<b>DMAC II</b> <ul style="list-style-type: none"> <li>• <b>Table 13.1 DMAC II Specifications</b> Note 2 added</li> </ul>
		126	<ul style="list-style-type: none"> <li>• <b>Figure 13.1 RLV L Register</b> Values after reset modified; Note 3 revised; Note 4 added</li> </ul>
		129	<ul style="list-style-type: none"> <li>• <b>13.3 Transfer Data</b> Contents added</li> </ul>
		130	<ul style="list-style-type: none"> <li>• <b>13.4.2 Burst Transfer</b> revised</li> <li>• <b>13.4.4 Chain Transfer</b> revised</li> </ul>
		132	<ul style="list-style-type: none"> <li>• <b>13.5 Execution Time</b> revised</li> </ul>
		135	<b>Timer</b> <ul style="list-style-type: none"> <li>• <b>14.1 Timer A</b> Contents added</li> </ul>
		140	<ul style="list-style-type: none"> <li>• <b>Table 14.1 Pin Settings for Output from TAIOUT Pin (i= 0 to 4)</b> modified</li> </ul>
		149	<ul style="list-style-type: none"> <li>• <b>14.1.4 Pulse Width Modulation Mode</b> Settings changed for 16-bit PWM and 8-bit PWM</li> </ul>
		152	<ul style="list-style-type: none"> <li>• <b>14.2 Timer B</b> Contents added</li> </ul>
		159	<ul style="list-style-type: none"> <li>• <b>Figure 14.22 TB0MR to TB5MR Registers (Pulse Period/ Pulse Width Measurement Mode)</b> Values after reset modified</li> </ul>
		161	<b>Three-Phase Motor Control Timer Function</b> <ul style="list-style-type: none"> <li>• <b>Table 15.1 Three-Phase Motor Control Timer Functions Specification</b> modified</li> </ul>
		162	<ul style="list-style-type: none"> <li>• <b>Figure 15.1 Three-Phase Motor Control Function Block Diagram</b> modified</li> </ul>
		163	<ul style="list-style-type: none"> <li>• <b>Figure 15.2 INVC0 Register</b> modified</li> </ul>
		164	<ul style="list-style-type: none"> <li>• <b>Figure 15.3 INVC1 Register</b> modified</li> </ul>
		166	<ul style="list-style-type: none"> <li>• <b>Figure 15.5 ICTB2 Register, TA1, TA2, TA4, TA11, TA21 and TA41 Registers and TB2SC Register</b> Notes 2 and 3 added to ICTB2 register; Note 7 added to TAI and TAI1 registers</li> </ul>
		168	<ul style="list-style-type: none"> <li>• <b>Figure 15.7 TAI MR Register (i=1, 2, 4)</b> MR1 bit function modified</li> </ul>

# REVISION HISTORY

# M32C/83 GROUP HARDWARE MANUAL

Rev.	Date	Description	
		Page	Summary
		169	• <b>Figure 15.8 Triangular Wave Modulation Operation</b> modified
		170	• <b>Figure 15.9 Sawtooth Wave Modulation Operation</b> modified
		173	<b>Serial I/O</b> • <b>Figure 16.2 U0TB to U4TB Registers and U0RB to U4RB Registers</b> Note 3 added to U0RB to U4RB registers
		175	• <b>Figure 16.4 UiC0 Register</b> Note 3 added to UFORM bit
		176	• <b>Figure 16.5 UiC1 Register</b> Note 2 added to UiLCH bit; Note 1 added to SCLKSTPB (UiERE) bit
		181	• <b>Table 16.1 Clock Synchrons Serial I/O Mode Specifications</b> Explanation of CLK Polarity in Selectable Functions revised
		182 to 219	• <b>Tables 16.2, 16.7, 16.12, 16.19, 16.24, and 16.34 Registers to be Used and Settings</b> Points of reference deleted
		183	• <b>Table 16.3 Pin Settings in Clock Synchronous Serial I/O Mode (1)</b> revised
		184	• <b>Figure 16.10 Transmit and Receive Operation</b> modified
		188	• <b>Table 16.7 Registers to be Used and Settings in UART Mode</b> Function of the UiERE bit in the UiC1 register modified
		189	• <b>Table 16.8 Pin Settings in UART (1)</b> revised
		190	• <b>Figure 16.14 Transmit Operation</b> modified
		192	• <b>Figure 16.17 Serial Data Logic Inverse</b> modified
		195	• <b>Table 16.12 Registers to be Used and Settings (I<sup>2</sup>C Mode)</b> Setting values for master and slave indicated separately
		196	• <b>Table 16.13 I<sup>2</sup>C Mode Functions</b> “P61, P65, P72, P90, P75 Pin Functions” changed to “P61, P65, P72, P90, P95 Pin Functions”
		197, 198	• <b>Tables 16.14 to 16.16 Pin Settings in I<sup>2</sup>C Mode</b> modified
		200	• <b>16.3.4 Transfer Clock</b> revised
		203	• <b>Table 16.19 Registers to be Used and Settings in Special Mode 2</b> Functions of the UFORM bit in the UiC0 register and the UiRRM bit in the UiC1 register modified
		204	• <b>Table 16.20 Pin Settings in Special Mode 2 (1)</b> revised • <b>Table 16.21 Pin Settings in Special Mode 2 (2)</b> revised • <b>Table 16.22 Pin Settings in Special Mode 2 (3)</b> revised
		208	• <b>Table 16.23 GCI Mode Specifications</b> Explanations of Transmit/Receive Start Conditions revised
		210	• <b>Table 16.25 Pin Settings in GCI Mode (1)</b> revised • <b>Table 16.26 Pin Settings in GCI Mode (2)</b> revised • <b>Table 16.27 Pin Settings in GCI Mode (3)</b> revised
		213	• <b>Table 16.31 Pin Settings in IE Mode (2)</b> revised • <b>Table 16.32 Pin Settings in IE Mode (3)</b> revised
		219	• <b>Figure 16.29 SIM Interface Operation</b> modified

# REVISION HISTORY

# M32C/83 GROUP HARDWARE MANUAL

Rev.	Date	Description	
		Page	Summary
		221	<ul style="list-style-type: none"> <li>• <b>Figure 16.32 SIM Interface Format</b> modified</li> </ul>
		223	<b>A/D Converter</b> Sequence of content modified
		226, 227	<ul style="list-style-type: none"> <li>• <b>Table 17.1 A/D Converter Specifications</b> Explanation of A/D Conversion Start Conditions revised; <math>\phi</math> A/D frequency modified</li> </ul>
		229, 230	<ul style="list-style-type: none"> <li>• <b>Figure 17.2 AD0CON0 Register, Figure 17.3 AD0CON1 Register</b> <math>\phi</math> A/D frequency modified</li> </ul>
		232	<ul style="list-style-type: none"> <li>• <b>Figure 17.5 AD1CON0 Register, Figure 17.6 AD1CON1 Register</b> <math>\phi</math> A/D frequency modified</li> </ul>
		235	<ul style="list-style-type: none"> <li>• <b>Table 17.4 One-shot Mode Specifications</b> Explanation of Start Condition revised</li> </ul>
		237	<ul style="list-style-type: none"> <li>• <b>Table 17.9 Trigger Select Function Settings</b> Table modified; Note 2 added</li> </ul>
		238 to 247	<ul style="list-style-type: none"> <li>• <b>Figure 17.9 Analog Input Pin and External Sensor Equivalent Circuit</b> Capacitance of the capacitor modified</li> </ul> Sequence of the following Chapters have been changed: <b>D/A Converter, CRC Calculation, XY Conversion</b>
		248	<b>Intelligent I/O</b> <ul style="list-style-type: none"> <li>• <b>Figure 21.2 Intelligent I/O Group 1 Block Diagram</b> modified</li> </ul>
		251	<ul style="list-style-type: none"> <li>• <b>Figure 21.5 G0BT to G3BT Registers and G0BCR0 to G3BCR0 Registers</b> Note 2 added to G0BT to G3BT registers, Note 3 deleted from G0BCR0 to G3BCR0 registers</li> </ul>
		252	<ul style="list-style-type: none"> <li>• <b>Table 21.2 Base Timer Specifications</b> Explanation of Counter increment/decrement mode in Selectable Function modified</li> </ul>
		263	<ul style="list-style-type: none"> <li>• <b>Tables 21.3, 21.6, 21.8, 21.17, 21.23, 21.29, 21.31, 21.37, and 21.42 Associated Register Settings</b> Point of reference deleted</li> </ul>
		266	<ul style="list-style-type: none"> <li>• <b>Figure 21.18 Counter Increment Mode (Group 0 and 1)</b> modified</li> </ul>
		265	<ul style="list-style-type: none"> <li>• <b>Figure 21.19 Counter Increment/Decrement Mode (Group 0 and 1)</b> modified</li> </ul>
		266	<ul style="list-style-type: none"> <li>• <b>Figure 21.20 Base Timer Operation in Two-Phase Pulse Signal Processing Mode</b> Note 1 revised</li> </ul>
		267	<ul style="list-style-type: none"> <li>• <b>21.2 Time Measurement Function (Group 0 and 1)</b> Contents added</li> </ul>
		270	<ul style="list-style-type: none"> <li>• <b>Figure 21.22 Time Measurement Function (2)</b> modified</li> </ul>
		271	<ul style="list-style-type: none"> <li>• <b>Figure 21.23 Prescaler Function and Gate Function</b> Diagram modified; Note 2 of Gate Function deleted</li> </ul>
		272	<ul style="list-style-type: none"> <li>• <b>Table 21.7 Pin Settings for Waveform Generation Function</b> modified</li> </ul>
		273	<ul style="list-style-type: none"> <li>• <b>Table 21.8 Waveform Generation Function Associated Register Settings</b> Note 1 added</li> </ul>
		274	<ul style="list-style-type: none"> <li>• <b>21.3.1 Single-Phase Waveform Output Mode (Group 0 to 3)</b> revised</li> </ul>
		275	<ul style="list-style-type: none"> <li>• <b>Table 21.9 Single-Phase Waveform Output Mode Specifications</b> revised</li> </ul>
		275	<ul style="list-style-type: none"> <li>• <b>Figure 21.24 Single-Phase Waveform Output Mode</b> modified</li> </ul>

# REVISION HISTORY

# M32C/83 GROUP HARDWARE MANUAL

Rev.	Date	Description	
		Page	Summary
		276	• <b>Table 21.10 Phase-Delayed Waveform Output Mode Specifications</b> revised
		277	• <b>Figure 21.25 Phase-Delayed Waveform Output Mode</b> modified
		278	• <b>21.3.3 Set/Reset Waveform Output (SR Waveform Output) Mode</b> revised
			• <b>Table 21.11 SR Waveform Output Mode Specifications</b> revised
		280	• <b>Figure 21.26 SR Waveform Output Mode</b> modified
		281	• <b>21.3.4 Bit-Modulation PWM Output Mode</b> revised
			• <b>Table 21.12 Bit Modulation PWM Output Mode</b> revised
			• <b>Figure 21.27 Bit Modulation PWM Mode</b> Pulse numbering added
		283	• <b>21.3.5 Real-Time Port (RTP) Output Mode (Group 2 and 3)</b> revised
			• <b>Table 21.14 RTP Output Mode Specifications</b> Note 1 added
		284	• <b>Figure 21.29 Real-Time Port Output Mode</b> modified
		285	• <b>21.3.6 Parallel Real-Time Port Output Mode (Group 2 and 3)</b> revised
			• <b>Table 21.15 Parallel RTP Output Mode</b> Note 1 added
		286	• <b>Figure 21.31 Parallel RTP Output Mode</b> modified
		290	• <b>Figure 21.35 G0EMR to G1EMR Registers and G0ETC to G1ETC Registers</b> Note 1 added
		291	• <b>Figure 21.36 G0ERC to G1ERC Registers</b> Note 1 added
		292	• <b>Figure 21.37 G0IRF to G1IRF Registers and G0TB to G1TB Registers</b> Notes 1 and 2 in G0IRF to G1IRF registers revised; Note 1 added to G0TB to G1TB registers
		293	• <b>Figure 21. 38 G0CMP0 to G0CMP3 Registers, G1CMP0 to G1CMP3 Registers, G0MSK0 to G0MSK1 Registers, G1MSK0 to G1MSK1 Registers, G0TCRC to G1TCRC Registers, and G0RCRC to G1RCRC Registers</b> Note 1 revised and Note 2 added to G0TCRC to G1TCRC registers; Note 3 in G0RCRC to G1RCRC registers revised
		294	• <b>Table 21.16 Clock Synchronous Serial I/O Mode Specifications (Group 0 and 1)</b> Explanation of transfer clock revised
		297	• <b>Table 21.22 UART Mode Specifications (Group 0 and 1)</b> Explanation of transfer clock and Note 2 revised
		301	• <b>Table 21.28 HDLC Processing Mode Specifications (Group 0 and 1)</b> Explanation of transfer clock revised
		308	• <b>Table 21.30 Variable Clock Synchronous Serial I/O Mode Specifications (Group 2)</b> Explanation of transfer clock revised
		312	• <b>Table 21.36 IE Bus Mode Specification</b> Explanation of transfer clock revised
		318	• <b>Table 21.41 Clock Synchronous Serial I/O Mode (Group 3)</b> Explanation of transfer clock revised
		322	<b>CAN</b> Bit symbols of each register are now capitalized (e.g. Reset0 is changed to RESET0)

# REVISION HISTORY

# M32C/83 GROUP HARDWARE MANUAL

Rev.	Date	Description	
		Page	Summary
		325	• <b>22.1.1.3 BASICCAN Bit</b> revised
		344	• <b>22.1.16 CANi Message Slotj Control Register (CiMCTLj Register) (i=0, 1; j=0 to 15)</b> Funtion of the INVALIDDATA/TRMACTIVE bit when set to “1” changed to “Transmits”; Note 4 in REMACTIVE deleted; RW modified to RO
			• <b>Table 22.4 C0MCTLi Register (i=0 to 15) Setting and Transmit/Receive Mode</b> Hyphens (-) changed to “0”
		345	• <b>22.1.16.4 REMACTIVE Bit</b> revised
		346	• <b>22.1.16.5 RSPLOCK Bit</b> revised
			<b>Programmable I/O Port</b>
		364	• <b>24.4 Function Select Register Bk (PSLk Register) (k=0 to 3)</b> revised
		365	• <b>24.5 Function Select Register C (PSC Register)</b> revised
			• <b>24.7 Port Control Register (PCR Register)</b> revised
		367	• <b>Figure 24.2 Programmable I/O Ports (2)</b> modified
		369	• <b>Figure 24.5 PD0 to PD15 Registers</b> Note 4 added
		371	• <b>Figure 24.7 PS0 Register and PS1 Register</b> PS0 register revised
		372	• <b>Figure 24.8 PS2 Register and PS3 Register</b> PS3 register revised
		376	• <b>Figure 24.12 PSL0 Register and PSL1 Register</b> Note 1 added to PSL1 register
		377	• <b>Figure 24.13 PSL2 Register and PSL3 Register</b> PSL3 register revised
		378	• <b>Figure 24.14 PSC Register</b> revised
		379	• <b>Figure 24.15 PUR0 Register, PUR1 Register and PUR2 Register</b> Note 1 revised
		383	• <b>Table 24.3 Port P6 Peripheral Function Output Control</b> Bits 3 and 7 modified
			• <b>Table 24.4 Port P7 Peripheral Function Output Control</b> Note 1 added to PSC register; Bit 0 modified
		384	• <b>Table 24.6 Port P9 Peripheral Function Output Control</b> Bit 2 and 6 modified
			<b>Flash Memory Version</b>
		387	• <b>Table 25.1 Flash Memory Version Specifications</b> Supply voltage modified
		389	• <b>25.2.1 ROM Code Protect Function</b> revised
			• <b>25.2.2 ID Code Check Function</b> revised
		393	• <b>25.3.1.3 FMR02 Bit</b> revised
		395	• <b>25.3.3 Data Protect Function</b> revised
		397	• <b>25.3.5.3 Clear status Register</b> revised
		405	• <b>25.3.7.8 Rewriting the User ROM Area</b>
		406	• <b>25.4.2 ID Code Check Function</b> revised
		412	• <b>25.5.2 ROM Code Protect Function</b> revised



---

**RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER  
HARDWARE MANUAL  
M32C/83 Group**


**Publication Data : Rev.1.01 Dec. 2002  
Rev.1.20 Jun. 01, 2004**

**Published by : Sales Strategic Planning Div.  
Renesas Technology Corp.**

---



# M32C/83 Group Hardware Manual



Renesas Technology Corp.  
2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan